Intravision/reactos
1
0
Fork 0
mirror of https://github.com/reactos/reactos.git synced 2024-09-15 07:05:04 +00:00
Code Issues Packages Projects Releases Wiki Activity

Define the base addresses as ULONG_PTR since pointer math on void* is illegal

Browse source 
svn path=/trunk/; revision=41918
This commit is contained in:
ReactOS Portable Systems Group 2009-07-12 10:41:50 +00:00
parent 5295bfbae2
commit af9020285f
3 changed files with 3 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
reactos/include/reactos/arm/peripherals/pl011.h
View file

@ -11,7 +11,7 @@
// //
// UART Registers // UART Registers
// //
#define UART_BASE (PVOID)0xE00F1000 /* HACK: freeldr mapped it here */ #define UART_BASE (ULONG_PTR)0xE00F1000 /* HACK: freeldr mapped it here */
#define UART_PL01x_DR (UART_BASE + 0x00) #define UART_PL01x_DR (UART_BASE + 0x00)
#define UART_PL01x_RSR (UART_BASE + 0x04) #define UART_PL01x_RSR (UART_BASE + 0x04)

2
reactos/include/reactos/arm/peripherals/pl190.h
View file

@ -11,7 +11,7 @@
// //
// VIC Registers // VIC Registers
// //
#define VIC_BASE (PVOID)0xE0040000 /* HACK: freeldr mapped it here */ #define VIC_BASE (ULONG_PTR)0xE0040000 /* HACK: freeldr mapped it here */
#define VIC_INT_STATUS (VIC_BASE + 0x00) #define VIC_INT_STATUS (VIC_BASE + 0x00)
#define VIC_INT_ENABLE (VIC_BASE + 0x10) #define VIC_INT_ENABLE (VIC_BASE + 0x10)

2
reactos/include/reactos/arm/peripherals/sp804.h
View file

@ -11,7 +11,7 @@
// //
// Timer Registers // Timer Registers
// //
#define TIMER_BASE(x) (PVOID)(0xE00E2000 + (x * 0x1000)) /* HACK: freeldr mapped it here */ #define TIMER_BASE(x) (ULONG_PTR)(0xE00E2000 + (x * 0x1000)) /* HACK: freeldr mapped it here */
#define TIMER0_LOAD TIMER_BASE(0) + 0x00 #define TIMER0_LOAD TIMER_BASE(0) + 0x00
#define TIMER0_VALUE TIMER_BASE(0) + 0x04 #define TIMER0_VALUE TIMER_BASE(0) + 0x04
#define TIMER0_CONTROL TIMER_BASE(0) + 0x08 #define TIMER0_CONTROL TIMER_BASE(0) + 0x08