Intravision/reactos
1
0
Fork 0
mirror of https://github.com/reactos/reactos.git synced 2024-12-31 19:42:51 +00:00
Code Issues Projects Releases Packages Wiki Activity

[HAL]: The HAL is a mess. Fix build.

Browse source 
svn path=/trunk/; revision=45182
This commit is contained in:
Sir Richard 2010-01-21 13:36:30 +00:00
parent 890497afd7
commit 819e842b8e
2 changed files with 3 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
reactos/hal/halx86/mp/halinit_mp.c
View file

@ -22,7 +22,7 @@ ULONG_PTR KernelBase;
/***************************************************************************/ /***************************************************************************/
VOID NTAPI HalpInitPICs(VOID) VOID NTAPI HalpInitializePICs(IN BOOLEAN EnableInterrupts)
{ {
UNIMPLEMENTED; UNIMPLEMENTED;
} }

4
reactos/hal/halx86/mp/ioapic.c
View file

@ -32,7 +32,7 @@ ULONG IRQVectorMap[MAX_IRQ_SOURCE]; /* IRQ to vector map */
* EISA conforming in the MP table, that means its trigger type must * EISA conforming in the MP table, that means its trigger type must
* be read in from the ELCR */ * be read in from the ELCR */
#define default_EISA_trigger(idx) (EISA_ELCR(IRQMap[idx].SrcBusIrq)) #define default_EISA_trigger(idx) (EISA_ELCR_Read(IRQMap[idx].SrcBusIrq))
#define default_EISA_polarity(idx) (0) #define default_EISA_polarity(idx) (0)
/* ISA interrupts are always polarity zero edge triggered, /* ISA interrupts are always polarity zero edge triggered,
@ -64,7 +64,7 @@ VOID IOAPICWrite(ULONG Apic, ULONG Offset, ULONG Value);
/* /*
* EISA Edge/Level control register, ELCR * EISA Edge/Level control register, ELCR
*/ */
static ULONG EISA_ELCR(ULONG irq) static ULONG EISA_ELCR_Read(ULONG irq)
{ {
if (irq < 16) if (irq < 16)
{ {