mirror of
https://github.com/reactos/reactos.git
synced 2024-12-29 02:25:17 +00:00
[HAL]: The HAL is a mess. Fix build.
svn path=/trunk/; revision=45182
This commit is contained in:
parent
890497afd7
commit
819e842b8e
2 changed files with 3 additions and 3 deletions
|
@ -22,7 +22,7 @@ ULONG_PTR KernelBase;
|
|||
|
||||
/***************************************************************************/
|
||||
|
||||
VOID NTAPI HalpInitPICs(VOID)
|
||||
VOID NTAPI HalpInitializePICs(IN BOOLEAN EnableInterrupts)
|
||||
{
|
||||
UNIMPLEMENTED;
|
||||
}
|
||||
|
|
|
@ -32,7 +32,7 @@ ULONG IRQVectorMap[MAX_IRQ_SOURCE]; /* IRQ to vector map */
|
|||
* EISA conforming in the MP table, that means its trigger type must
|
||||
* be read in from the ELCR */
|
||||
|
||||
#define default_EISA_trigger(idx) (EISA_ELCR(IRQMap[idx].SrcBusIrq))
|
||||
#define default_EISA_trigger(idx) (EISA_ELCR_Read(IRQMap[idx].SrcBusIrq))
|
||||
#define default_EISA_polarity(idx) (0)
|
||||
|
||||
/* ISA interrupts are always polarity zero edge triggered,
|
||||
|
@ -64,7 +64,7 @@ VOID IOAPICWrite(ULONG Apic, ULONG Offset, ULONG Value);
|
|||
/*
|
||||
* EISA Edge/Level control register, ELCR
|
||||
*/
|
||||
static ULONG EISA_ELCR(ULONG irq)
|
||||
static ULONG EISA_ELCR_Read(ULONG irq)
|
||||
{
|
||||
if (irq < 16)
|
||||
{
|
||||
|
|
Loading…
Reference in a new issue