cinap_lenrek 2594b99629 pc, pc64: new MTRR code supporting AMD TOM2 MSR and fixed mtrr ranges ... The new MTRR code handles overlapping ranges and supports AMD specific TOM2 MSR. The format in /dev/archctl now only shows the effective cache ranges only, without exposing the low level registers.		2020-11-21 16:26:46 +01:00
..
doc
games/lib	fortunes: As much as I'd love to I feel I have to let it go -- rminnich	2020-04-18 21:37:53 -04:00
include	libbio: add aux pointer to bio	2020-11-01 11:42:54 -08:00
lib	profile: don't create $wsys if it doesn't exist	2020-11-02 08:29:05 -08:00
man	tmdate(2): failed to (p)arse	2020-11-18 20:14:26 +01:00
src	pc, pc64: new MTRR code supporting AMD TOM2 MSR and fixed mtrr ranges	2020-11-21 16:26:46 +01:00