merge
This commit is contained in:
commit
a59b0bd6a8
2 changed files with 1 additions and 6 deletions
|
@ -720,11 +720,6 @@ processors.
|
|||
Prints a summary of the multiprocessor APIC interrupt configuration.
|
||||
.SS \fL*nomsi=\fP
|
||||
Disables message signaled interrupts.
|
||||
.SS \fL*notsc=\fP
|
||||
Disables the use of the per processor timestamp counter registers
|
||||
as high resolution clock. This option is intended for machines where
|
||||
the timestamp counter rate is not constant across cores or is adjusted
|
||||
dynamically by power management.
|
||||
.SS \fL*pcimaxbno=value\fP
|
||||
This puts a limit on the maximum bus number probed
|
||||
on a PCI bus (default 7).
|
||||
|
|
|
@ -797,7 +797,7 @@ cpuidentify(void)
|
|||
/*
|
||||
* if there is one, set tsc to a known value
|
||||
*/
|
||||
if((m->cpuiddx & Tsc) != 0 && getconf("*notsc") == nil){
|
||||
if(m->cpuiddx & Tsc){
|
||||
m->havetsc = 1;
|
||||
cycles = _cycles;
|
||||
if(m->cpuiddx & Cpumsr)
|
||||
|
|
Loading…
Reference in a new issue