xfnw/plan9fox
1
0
Fork 0
Code Issues Pull requests Projects Releases Wiki Activity

remove references to dec alpha from the manual

Browse source
This commit is contained in:
cinap_lenrek 2016-05-04 16:21:53 +02:00
parent 986886f2b8
commit a584d9eb96
9 changed files with 8 additions and 56 deletions
Download patch file Download diff file Expand all files Collapse all files

7
sys/man/1/0intro
View file

@ -107,7 +107,6 @@ for details, but some important aspects of the initial name space are:
The environment variable The environment variable
.B $cputype .B $cputype
is set to the name of the kernel's CPU's architecture: one of is set to the name of the kernel's CPU's architecture: one of
.BR alpha ,
.BR mips , .BR mips ,
.BR sparc , .BR sparc ,
.B power .B power
@ -127,11 +126,7 @@ such as
.BR "generic pc" . .BR "generic pc" .
Sometimes the middle word of Sometimes the middle word of
.B $terminal .B $terminal
encodes the file from which the kernel is booted; encodes the file from which the kernel is booted.
e.g.
.B "alpha apc axp
is bootstrapped from
.BR /alpha/bapc .
.IP \(bu .IP \(bu
The environment variable The environment variable
.B $service .B $service

2
sys/man/1/2a
View file

@ -1,6 +1,6 @@
.TH 2A 1 .TH 2A 1
.SH NAME .SH NAME
0a, 1a, 2a, 5a, 6a, 7a, 8a, ka, qa, va \- assemblers 0a, 1a, 2a, 5a, 6a, 8a, ka, qa, va \- assemblers
.SH SYNOPSIS .SH SYNOPSIS
.B 2a .B 2a
[ [

5
sys/man/1/2c
View file

@ -1,6 +1,6 @@
.TH 2C 1 .TH 2C 1
.SH NAME .SH NAME
0c, 1c, 2c, 5c, 6c, 7c, 8c, kc, qc, vc \- C compilers 0c, 1c, 2c, 5c, 6c, 8c, kc, qc, vc \- C compilers
.SH SYNOPSIS .SH SYNOPSIS
.B 2c .B 2c
[ [
@ -41,9 +41,6 @@ little-endian ARM
.B "6c amd64 .B "6c amd64
AMD64 and compatibles (e.g., Intel EM64T) AMD64 and compatibles (e.g., Intel EM64T)
.TP .TP
.B "7c alpha
Digital Alpha AXP
.TP
.B "8c 386 .B "8c 386
Intel i386, i486, Pentium, etc. Intel i386, i486, Pentium, etc.
.TP .TP

2
sys/man/1/2l
View file

@ -1,6 +1,6 @@
.TH 2L 1 .TH 2L 1
.SH NAME .SH NAME
0l, 1l, 2l, 5l, 6l, 7l, 8l, kl, ql, vl \- loaders 0l, 1l, 2l, 5l, 6l, 8l, kl, ql, vl \- loaders
.SH SYNOPSIS .SH SYNOPSIS
.B 2l .B 2l
[ [

2
sys/man/1/acid
View file

@ -60,7 +60,7 @@ at startup; see below.
.BI -m " machine .BI -m " machine
Assume instructions are for the given CPU type Assume instructions are for the given CPU type
(one of (one of
.BR alpha , .BR amd64 ,
.BR 386 , .BR 386 ,
etc., as listed in etc., as listed in
.IR 2c (1), .IR 2c (1),

2
sys/man/1/db
View file

@ -99,7 +99,7 @@ commands.
.BI -m machine .BI -m machine
Assume instructions are for the given CPU type Assume instructions are for the given CPU type
(any standard architecture name, such as (any standard architecture name, such as
.B alpha .B amd64
or or
.BR 386 , .BR 386 ,
plus plus

2
sys/man/3/arch
View file

@ -17,7 +17,7 @@ arch \- architecture-specific information and control
.B /dev/msr .B /dev/msr
.SH DESCRIPTION .SH DESCRIPTION
This device presents textual information about PC hardware and allows This device presents textual information about PC hardware and allows
user-level control of the I/O ports on x86-class and DEC Alpha machines. user-level control of the I/O ports on x86-class machines.
.PP .PP
Reads from Reads from
.I cputype .I cputype

2
sys/man/6/a.out
View file

@ -39,7 +39,7 @@ typedef struct Exec {
#define E_MAGIC _MAGIC(0, 20) /* arm */ #define E_MAGIC _MAGIC(0, 20) /* arm */
#define Q_MAGIC _MAGIC(0, 21) /* powerpc */ #define Q_MAGIC _MAGIC(0, 21) /* powerpc */
#define N_MAGIC _MAGIC(0, 22) /* mips 4000 LE */ #define N_MAGIC _MAGIC(0, 22) /* mips 4000 LE */
#define L_MAGIC _MAGIC(0, 23) /* dec alpha */ #define L_MAGIC _MAGIC(0, 23) /* dec alpha (retired) */
#define P_MAGIC _MAGIC(0, 24) /* mips 3000 LE */ #define P_MAGIC _MAGIC(0, 24) /* mips 3000 LE */
#define U_MAGIC _MAGIC(0, 25) /* sparc64 */ #define U_MAGIC _MAGIC(0, 25) /* sparc64 */
#define S_MAGIC _MAGIC(HDR_MAGIC, 26) /* amd64 */ #define S_MAGIC _MAGIC(HDR_MAGIC, 26) /* amd64 */

40
sys/man/8/booting
View file

@ -28,52 +28,12 @@ Once the kernel is booted, it behaves like the others.
See See
.IR boot (8) .IR boot (8)
for details. for details.
.SS Alpha PCs
Alpha PCs must be booted via TFTP using the SRM console.
If the system has ARC firmware instead, SRM may be downloaded from
.IP
.EX
http://www.compaq.com/
.EE
.PP
You must configure the SRM firmware to load the file
.BR /alpha/bootalphapc .
The following commands may be used (replace
.B ewa0
with the name of your ethernet device, if different):
.IP
.EX
set boot_reset ON
set boot_file /alpha/bootalphapc
set bootdef_dev ewa0
set ewa0_inet_init bootp
set ewa0_protocols BOOTP
.EE
.PP
This secondary bootstrap program will first load the file
.BR /alpha/conf/ <IP-address>
(substituting the IP address of the system as obtained via bootp).
This file is expected to be in
.IR plan9.ini (8)
format (the file
.B /alpha/conf/10.0.0.2
may be used as a template).
It then loads the kernel via tftp, using the value of
.B bootfile
to tell it which file to load; this should be
.B /alpha/9apc
for terminals.
.SS CPU Servers .SS CPU Servers
The Plan 9 CPU servers are multi-user, so they do not request a user name The Plan 9 CPU servers are multi-user, so they do not request a user name
when booting. when booting.
.SS PC CPU Server .SS PC CPU Server
Proceed as for the PC terminal, but load Proceed as for the PC terminal, but load
.B /386/9pccpuf . .B /386/9pccpuf .
.SS Alpha PC CPU Server
Proceed as for the Alpha PC terminal, but use
.B /alpha/9apccpu
as the value of
.BR bootfile .
.SS SGI Challenge multiprocessor CPU Server .SS SGI Challenge multiprocessor CPU Server
The Challenge ROM monitor can boot from the Ethernet. The Challenge ROM monitor can boot from the Ethernet.
To boot from the Ethernet, type To boot from the Ethernet, type