xfnw/plan9fox
1
0
Fork 0
Code Issues Pull requests Projects Releases Wiki Activity

5l: fix shifts by zero

Browse source 
on arm32, we can do one of 4 shifts
by a constant:

	reg<<(0..31)
	reg>>(1..32)
	((u32int)reg)>>(1..32)
	reg ROT (0..31)

There's no way to encode a 0 bit right
shift,  so when encoding reg>>0, flip
it to the equivalent nop reg<<0, which
can be encoded.
This commit is contained in:
Ori Bernstein 2021-01-23 20:36:09 -08:00
parent f76e28cb71
commit 5b8b5884f4
1 changed files with 4 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

5
sys/src/cmd/5l/asm.c
View file

@ -785,7 +785,10 @@ PP = p;
case 8: /* sll $c,[R],R -> mov (R<<$c),R */ case 8: /* sll $c,[R],R -> mov (R<<$c),R */
aclass(&p->from); aclass(&p->from);
o1 = oprrr(p->as, p->scond); if((p->as == ASRL || p->as == ASRA) && instoffset == 0)
o1 = oprrr(ASLL, p->scond);
else
o1 = oprrr(p->as, p->scond);
r = p->reg; r = p->reg;
if(r == NREG) if(r == NREG)
r = p->to.reg; r = p->to.reg;