mirror of
https://github.com/reactos/reactos.git
synced 2024-07-12 07:35:10 +00:00
6321f84f30
- Store number of bytes transferred in the transfer descriptors - Perform queue head completion when the door bell ring has been acknowledged. Fixes race condition between multiple irps in the async list - Fix calculation of transfer length when the request is an bulk in operation - Use EndPointDescriptor member to access transfer type / pid direction - Use MmGetSystemAddressForMdlSafe to retrieve system address for urb buffer - Fix check if first transfer buffer finishes on first size if the size is of page_size - With these changes and little luck and good weather, usb mass storage devices have been seen to work in Windows XP SP3 - Code inspired of mjmartin usbehci driver and Haiku's usb stack svn path=/branches/usb-bringup/; revision=51506
292 lines
7.2 KiB
C
292 lines
7.2 KiB
C
#pragma once
|
|
|
|
#include <ntddk.h>
|
|
|
|
//
|
|
// EHCI Operational Registers
|
|
//
|
|
#define EHCI_USBCMD 0x00
|
|
#define EHCI_USBSTS 0x04
|
|
#define EHCI_USBINTR 0x08
|
|
#define EHCI_FRINDEX 0x0C
|
|
#define EHCI_CTRLDSSEGMENT 0x10
|
|
#define EHCI_PERIODICLISTBASE 0x14
|
|
#define EHCI_ASYNCLISTBASE 0x18
|
|
#define EHCI_CONFIGFLAG 0x40
|
|
#define EHCI_PORTSC 0x44
|
|
|
|
//
|
|
// Interrupt Register Flags
|
|
//
|
|
#define EHCI_USBINTR_INTE 0x01
|
|
#define EHCI_USBINTR_ERR 0x02
|
|
#define EHCI_USBINTR_PC 0x04
|
|
#define EHCI_USBINTR_FLROVR 0x08
|
|
#define EHCI_USBINTR_HSERR 0x10
|
|
#define EHCI_USBINTR_ASYNC 0x20
|
|
// Bits 6:31 Reserved
|
|
|
|
//
|
|
// Status Register Flags
|
|
//
|
|
#define EHCI_STS_INT 0x01
|
|
#define EHCI_STS_ERR 0x02
|
|
#define EHCI_STS_PCD 0x04
|
|
#define EHCI_STS_FLR 0x08
|
|
#define EHCI_STS_FATAL 0x10
|
|
#define EHCI_STS_IAA 0x20
|
|
// Bits 11:6 Reserved
|
|
#define EHCI_STS_HALT 0x1000
|
|
#define EHCI_STS_RECL 0x2000
|
|
#define EHCI_STS_PSS 0x4000
|
|
#define EHCI_STS_ASS 0x8000
|
|
#define EHCI_ERROR_INT (EHCI_STS_FATAL | EHCI_STS_ERR)
|
|
|
|
//
|
|
// Port Register Flags
|
|
//
|
|
#define EHCI_PRT_CONNECTED 0x01
|
|
#define EHCI_PRT_CONNECTSTATUSCHANGE 0x02
|
|
#define EHCI_PRT_ENABLED 0x04
|
|
#define EHCI_PRT_ENABLEDSTATUSCHANGE 0x08
|
|
#define EHCI_PRT_OVERCURRENTACTIVE 0x10
|
|
#define EHCI_PRT_OVERCURRENTCHANGE 0x20
|
|
#define EHCI_PRT_FORCERESUME 0x40
|
|
#define EHCI_PRT_SUSPEND 0x80
|
|
#define EHCI_PRT_RESET 0x100
|
|
#define EHCI_PRT_SLOWSPEEDLINE 0x400
|
|
#define EHCI_PRT_POWER 0x1000
|
|
#define EHCI_PRT_RELEASEOWNERSHIP 0x2000
|
|
|
|
#define EHCI_PORTSC_DATAMASK 0xffffffd1
|
|
//
|
|
// Terminate Pointer used for QueueHeads and Element Transfer Descriptors to mark Pointers as the end
|
|
//
|
|
#define TERMINATE_POINTER 0x01
|
|
|
|
//
|
|
// QUEUE ELEMENT TRANSFER DESCRIPTOR, defines and structs
|
|
//
|
|
|
|
//
|
|
// Token Flags
|
|
//
|
|
#define PID_CODE_OUT_TOKEN 0x00
|
|
#define PID_CODE_IN_TOKEN 0x01
|
|
#define PID_CODE_SETUP_TOKEN 0x02
|
|
|
|
#define DO_START_SPLIT 0x00
|
|
#define DO_COMPLETE_SPLIT 0x01
|
|
|
|
#define PING_STATE_DO_OUT 0x00
|
|
#define PING_STATE_DO_PING 0x01
|
|
|
|
typedef struct _PERIODICFRAMELIST
|
|
{
|
|
PULONG VirtualAddr;
|
|
PHYSICAL_ADDRESS PhysicalAddr;
|
|
ULONG Size;
|
|
} PERIODICFRAMELIST, *PPERIODICFRAMELIST;
|
|
|
|
//
|
|
// QUEUE ELEMENT TRANSFER DESCRIPTOR TOKEN
|
|
//
|
|
typedef struct _QETD_TOKEN_BITS
|
|
{
|
|
ULONG PingState:1;
|
|
ULONG SplitTransactionState:1;
|
|
ULONG MissedMicroFrame:1;
|
|
ULONG TransactionError:1;
|
|
ULONG BabbleDetected:1;
|
|
ULONG DataBufferError:1;
|
|
ULONG Halted:1;
|
|
ULONG Active:1;
|
|
ULONG PIDCode:2;
|
|
ULONG ErrorCounter:2;
|
|
ULONG CurrentPage:3;
|
|
ULONG InterruptOnComplete:1;
|
|
ULONG TotalBytesToTransfer:15;
|
|
ULONG DataToggle:1;
|
|
} QETD_TOKEN_BITS, *PQETD_TOKEN_BITS;
|
|
|
|
//
|
|
// QUEUE ELEMENT TRANSFER DESCRIPTOR
|
|
//
|
|
typedef struct _QUEUE_TRANSFER_DESCRIPTOR
|
|
{
|
|
//Hardware
|
|
ULONG NextPointer;
|
|
ULONG AlternateNextPointer;
|
|
union
|
|
{
|
|
QETD_TOKEN_BITS Bits;
|
|
ULONG DWord;
|
|
} Token;
|
|
ULONG BufferPointer[5];
|
|
|
|
//Software
|
|
ULONG PhysicalAddr;
|
|
LIST_ENTRY LinkedDescriptors;
|
|
ULONG TotalBytesToTransfer;
|
|
} QUEUE_TRANSFER_DESCRIPTOR, *PQUEUE_TRANSFER_DESCRIPTOR;
|
|
|
|
//
|
|
// EndPointSpeeds Flags and END_POINT_CHARACTERISTICS
|
|
//
|
|
#define QH_ENDPOINT_FULLSPEED 0x00
|
|
#define QH_ENDPOINT_LOWSPEED 0x01
|
|
#define QH_ENDPOINT_HIGHSPEED 0x02
|
|
typedef struct _END_POINT_CHARACTERISTICS
|
|
{
|
|
ULONG DeviceAddress:7;
|
|
ULONG InactiveOnNextTransaction:1;
|
|
ULONG EndPointNumber:4;
|
|
ULONG EndPointSpeed:2;
|
|
ULONG QEDTDataToggleControl:1;
|
|
ULONG HeadOfReclamation:1;
|
|
ULONG MaximumPacketLength:11;
|
|
ULONG ControlEndPointFlag:1;
|
|
ULONG NakCountReload:4;
|
|
} END_POINT_CHARACTERISTICS, *PEND_POINT_CHARACTERISTICS;
|
|
|
|
//
|
|
// Capabilities
|
|
//
|
|
typedef struct _END_POINT_CAPABILITIES
|
|
{
|
|
ULONG InterruptScheduleMask:8;
|
|
ULONG SplitCompletionMask:8;
|
|
ULONG HubAddr:6;
|
|
ULONG PortNumber:6;
|
|
ULONG NumberOfTransactionPerFrame:2;
|
|
} END_POINT_CAPABILITIES, *PEND_POINT_CAPABILITIES;
|
|
|
|
//
|
|
// QUEUE HEAD Flags and Struct
|
|
//
|
|
#define QH_TYPE_IDT 0x00
|
|
#define QH_TYPE_QH 0x02
|
|
#define QH_TYPE_SITD 0x04
|
|
#define QH_TYPE_FSTN 0x06
|
|
|
|
typedef struct _QUEUE_HEAD
|
|
{
|
|
//Hardware
|
|
ULONG HorizontalLinkPointer;
|
|
END_POINT_CHARACTERISTICS EndPointCharacteristics;
|
|
END_POINT_CAPABILITIES EndPointCapabilities;
|
|
// TERMINATE_POINTER not valid for this member
|
|
ULONG CurrentLinkPointer;
|
|
// TERMINATE_POINTER valid
|
|
ULONG NextPointer;
|
|
// TERMINATE_POINTER valid, bits 1:4 is NAK_COUNTERd
|
|
ULONG AlternateNextPointer;
|
|
// Only DataToggle, InterruptOnComplete, ErrorCounter, PingState valid
|
|
union
|
|
{
|
|
QETD_TOKEN_BITS Bits;
|
|
ULONG DWord;
|
|
} Token;
|
|
ULONG BufferPointer[5];
|
|
|
|
//Software
|
|
ULONG PhysicalAddr;
|
|
LIST_ENTRY LinkedQueueHeads;
|
|
PVOID Request;
|
|
} QUEUE_HEAD, *PQUEUE_HEAD;
|
|
|
|
//
|
|
// Command register content
|
|
//
|
|
typedef struct _EHCI_USBCMD_CONTENT
|
|
{
|
|
ULONG Run : 1;
|
|
ULONG HCReset : 1;
|
|
ULONG FrameListSize : 2;
|
|
ULONG PeriodicEnable : 1;
|
|
ULONG AsyncEnable : 1;
|
|
ULONG DoorBell : 1;
|
|
ULONG LightReset : 1;
|
|
ULONG AsyncParkCount : 2;
|
|
ULONG Reserved : 1;
|
|
ULONG AsyncParkEnable : 1;
|
|
ULONG Reserved1 : 4;
|
|
ULONG IntThreshold : 8;
|
|
ULONG Reserved2 : 8;
|
|
} EHCI_USBCMD_CONTENT, *PEHCI_USBCMD_CONTENT;
|
|
|
|
typedef struct _EHCI_HCS_CONTENT
|
|
{
|
|
ULONG PortCount : 4;
|
|
ULONG PortPowerControl: 1;
|
|
ULONG Reserved : 2;
|
|
ULONG PortRouteRules : 1;
|
|
ULONG PortPerCHC : 4;
|
|
ULONG CHCCount : 4;
|
|
ULONG PortIndicator : 1;
|
|
ULONG Reserved2 : 3;
|
|
ULONG DbgPortNum : 4;
|
|
ULONG Reserved3 : 8;
|
|
|
|
} EHCI_HCS_CONTENT, *PEHCI_HCS_CONTENT;
|
|
|
|
typedef struct _EHCI_HCC_CONTENT
|
|
{
|
|
ULONG CurAddrBits : 1;
|
|
ULONG VarFrameList : 1;
|
|
ULONG ParkMode : 1;
|
|
ULONG Reserved : 1;
|
|
ULONG IsoSchedThreshold : 4;
|
|
ULONG EECPCapable : 8;
|
|
ULONG Reserved2 : 16;
|
|
|
|
} EHCI_HCC_CONTENT, *PEHCI_HCC_CONTENT;
|
|
|
|
typedef struct _EHCI_CAPS {
|
|
UCHAR Length;
|
|
UCHAR Reserved;
|
|
USHORT HCIVersion;
|
|
union
|
|
{
|
|
EHCI_HCS_CONTENT HCSParams;
|
|
ULONG HCSParamsLong;
|
|
};
|
|
union
|
|
{
|
|
EHCI_HCC_CONTENT HCCParams;
|
|
ULONG HCCParamsLong;
|
|
};
|
|
UCHAR PortRoute [8];
|
|
} EHCI_CAPS, *PEHCI_CAPS;
|
|
|
|
|
|
typedef struct
|
|
{
|
|
PKSPIN_LOCK Lock;
|
|
RTL_BITMAP Bitmap;
|
|
PULONG BitmapBuffer;
|
|
ULONG BlockSize;
|
|
PVOID VirtualBase;
|
|
PHYSICAL_ADDRESS PhysicalBase;
|
|
ULONG Length;
|
|
}DMA_MEMORY_ALLOCATOR, *LPDMA_MEMORY_ALLOCATOR;
|
|
|
|
typedef struct _EHCI_HOST_CONTROLLER
|
|
{
|
|
ULONG OpRegisters;
|
|
EHCI_CAPS ECHICaps;
|
|
PVOID CommonBufferVA;
|
|
PHYSICAL_ADDRESS CommonBufferPA;
|
|
ULONG CommonBufferSize;
|
|
PQUEUE_HEAD AsyncListQueue;
|
|
KSPIN_LOCK Lock;
|
|
LPDMA_MEMORY_ALLOCATOR DmaMemAllocator;
|
|
} EHCI_HOST_CONTROLLER, *PEHCI_HOST_CONTROLLER;
|
|
|
|
typedef struct
|
|
{
|
|
ULONG PortStatus;
|
|
ULONG PortChange;
|
|
}EHCI_PORT_STATUS;
|
|
|