mirror of
https://github.com/reactos/reactos.git
synced 2024-09-12 05:43:24 +00:00
![Aleksandar Andrejevic](/assets/img/avatar_default.png)
Implement the LSS instruction. Fix a bug in LFS and LGS. svn path=/branches/ntvdm/; revision=60935
2132 lines
55 KiB
C
2132 lines
55 KiB
C
/*
|
|
* Fast486 386/486 CPU Emulation Library
|
|
* extraops.c
|
|
*
|
|
* Copyright (C) 2013 Aleksandar Andrejevic <theflash AT sdf DOT lonestar DOT org>
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License
|
|
* as published by the Free Software Foundation; either version 2
|
|
* of the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
|
|
*/
|
|
|
|
/* INCLUDES *******************************************************************/
|
|
|
|
#include <windef.h>
|
|
|
|
// #define NDEBUG
|
|
#include <debug.h>
|
|
|
|
#include <fast486.h>
|
|
#include "opcodes.h"
|
|
#include "common.h"
|
|
#include "opgroups.h"
|
|
#include "extraops.h"
|
|
|
|
/* PUBLIC VARIABLES ***********************************************************/
|
|
|
|
FAST486_OPCODE_HANDLER_PROC
|
|
Fast486ExtendedHandlers[FAST486_NUM_OPCODE_HANDLERS] =
|
|
{
|
|
NULL, // TODO: OPCODE 0x00 NOT IMPLEMENTED
|
|
Fast486OpcodeGroup0F01,
|
|
NULL, // TODO: OPCODE 0x02 NOT IMPLEMENTED
|
|
NULL, // TODO: OPCODE 0x03 NOT IMPLEMENTED
|
|
NULL, // TODO: OPCODE 0x04 NOT IMPLEMENTED
|
|
NULL, // TODO: OPCODE 0x05 NOT IMPLEMENTED
|
|
Fast486ExtOpcodeClts,
|
|
NULL, // TODO: OPCODE 0x07 NOT IMPLEMENTED
|
|
NULL, // TODO: OPCODE 0x08 NOT IMPLEMENTED
|
|
NULL, // TODO: OPCODE 0x09 NOT IMPLEMENTED
|
|
NULL, // Invalid
|
|
NULL, // Reserved (UD1)
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
Fast486ExtOpcodeStoreControlReg,
|
|
Fast486ExtOpcodeStoreDebugReg,
|
|
Fast486ExtOpcodeLoadControlReg,
|
|
Fast486ExtOpcodeLoadDebugReg,
|
|
NULL, // TODO: OPCODE 0x24 NOT IMPLEMENTED
|
|
NULL, // Invalid
|
|
NULL, // TODO: OPCODE 0x26 NOT IMPLEMENTED
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
Fast486ExtOpcodeConditionalJmp,
|
|
Fast486ExtOpcodeConditionalJmp,
|
|
Fast486ExtOpcodeConditionalJmp,
|
|
Fast486ExtOpcodeConditionalJmp,
|
|
Fast486ExtOpcodeConditionalJmp,
|
|
Fast486ExtOpcodeConditionalJmp,
|
|
Fast486ExtOpcodeConditionalJmp,
|
|
Fast486ExtOpcodeConditionalJmp,
|
|
Fast486ExtOpcodeConditionalJmp,
|
|
Fast486ExtOpcodeConditionalJmp,
|
|
Fast486ExtOpcodeConditionalJmp,
|
|
Fast486ExtOpcodeConditionalJmp,
|
|
Fast486ExtOpcodeConditionalJmp,
|
|
Fast486ExtOpcodeConditionalJmp,
|
|
Fast486ExtOpcodeConditionalJmp,
|
|
Fast486ExtOpcodeConditionalJmp,
|
|
Fast486ExtOpcodeConditionalSet,
|
|
Fast486ExtOpcodeConditionalSet,
|
|
Fast486ExtOpcodeConditionalSet,
|
|
Fast486ExtOpcodeConditionalSet,
|
|
Fast486ExtOpcodeConditionalSet,
|
|
Fast486ExtOpcodeConditionalSet,
|
|
Fast486ExtOpcodeConditionalSet,
|
|
Fast486ExtOpcodeConditionalSet,
|
|
Fast486ExtOpcodeConditionalSet,
|
|
Fast486ExtOpcodeConditionalSet,
|
|
Fast486ExtOpcodeConditionalSet,
|
|
Fast486ExtOpcodeConditionalSet,
|
|
Fast486ExtOpcodeConditionalSet,
|
|
Fast486ExtOpcodeConditionalSet,
|
|
Fast486ExtOpcodeConditionalSet,
|
|
Fast486ExtOpcodeConditionalSet,
|
|
Fast486ExtOpcodePushFs,
|
|
Fast486ExtOpcodePopFs,
|
|
NULL, // Invalid
|
|
Fast486ExtOpcodeBitTest,
|
|
Fast486ExtOpcodeShld,
|
|
Fast486ExtOpcodeShld,
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
Fast486ExtOpcodePushGs,
|
|
Fast486ExtOpcodePopGs,
|
|
NULL, // Invalid
|
|
Fast486ExtOpcodeBts,
|
|
Fast486ExtOpcodeShrd,
|
|
Fast486ExtOpcodeShrd,
|
|
NULL, // TODO: OPCODE 0xAE NOT IMPLEMENTED
|
|
Fast486ExtOpcodeImul,
|
|
Fast486ExtOpcodeCmpXchgByte,
|
|
Fast486ExtOpcodeCmpXchg,
|
|
Fast486ExtOpcodeLss,
|
|
Fast486ExtOpcodeBtr,
|
|
Fast486ExtOpcodeLfsLgs,
|
|
Fast486ExtOpcodeLfsLgs,
|
|
Fast486ExtOpcodeMovzxByte,
|
|
Fast486ExtOpcodeMovzxWord,
|
|
NULL, // Invalid
|
|
Fast486OpcodeGroup0FB9,
|
|
Fast486OpcodeGroup0FBA,
|
|
Fast486ExtOpcodeBtc,
|
|
Fast486ExtOpcodeBsf,
|
|
Fast486ExtOpcodeBsr,
|
|
Fast486ExtOpcodeMovsxByte,
|
|
Fast486ExtOpcodeMovsxWord,
|
|
Fast486ExtOpcodeXaddByte,
|
|
Fast486ExtOpcodeXadd,
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
Fast486ExtOpcodeBswap,
|
|
Fast486ExtOpcodeBswap,
|
|
Fast486ExtOpcodeBswap,
|
|
Fast486ExtOpcodeBswap,
|
|
Fast486ExtOpcodeBswap,
|
|
Fast486ExtOpcodeBswap,
|
|
Fast486ExtOpcodeBswap,
|
|
Fast486ExtOpcodeBswap,
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
NULL, // Invalid
|
|
};
|
|
|
|
/* PUBLIC FUNCTIONS ***********************************************************/
|
|
|
|
FAST486_OPCODE_HANDLER(Fast486ExtOpcodeClts)
|
|
{
|
|
NO_LOCK_PREFIX();
|
|
|
|
/* The current privilege level must be zero */
|
|
if (Fast486GetCurrentPrivLevel(State) != 0)
|
|
{
|
|
Fast486Exception(State, FAST486_EXCEPTION_GP);
|
|
return FALSE;
|
|
}
|
|
|
|
/* Clear the task switch bit */
|
|
State->ControlRegisters[FAST486_REG_CR0] &= ~FAST486_CR0_TS;
|
|
|
|
return TRUE;
|
|
}
|
|
|
|
FAST486_OPCODE_HANDLER(Fast486ExtOpcodeStoreControlReg)
|
|
{
|
|
BOOLEAN AddressSize = State->SegmentRegs[FAST486_REG_CS].Size;
|
|
FAST486_MOD_REG_RM ModRegRm;
|
|
|
|
NO_LOCK_PREFIX();
|
|
TOGGLE_ADSIZE(AddressSize);
|
|
|
|
/* Get the operands */
|
|
if (!Fast486ParseModRegRm(State, AddressSize, &ModRegRm))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* The current privilege level must be zero */
|
|
if (Fast486GetCurrentPrivLevel(State) != 0)
|
|
{
|
|
Fast486Exception(State, FAST486_EXCEPTION_GP);
|
|
return FALSE;
|
|
}
|
|
|
|
if ((ModRegRm.Register == 1) || (ModRegRm.Register > 3))
|
|
{
|
|
/* CR1, CR4, CR5, CR6 and CR7 don't exist */
|
|
Fast486Exception(State, FAST486_EXCEPTION_UD);
|
|
return FALSE;
|
|
}
|
|
|
|
if (ModRegRm.Register != 0)
|
|
{
|
|
/* CR2 and CR3 and are stored in array indexes 1 and 2 */
|
|
ModRegRm.Register--;
|
|
}
|
|
|
|
/* Store the value of the control register */
|
|
State->GeneralRegs[ModRegRm.SecondRegister].Long = State->ControlRegisters[ModRegRm.Register];
|
|
|
|
/* Return success */
|
|
return TRUE;
|
|
}
|
|
|
|
FAST486_OPCODE_HANDLER(Fast486ExtOpcodeStoreDebugReg)
|
|
{
|
|
BOOLEAN AddressSize = State->SegmentRegs[FAST486_REG_CS].Size;
|
|
FAST486_MOD_REG_RM ModRegRm;
|
|
|
|
NO_LOCK_PREFIX();
|
|
TOGGLE_ADSIZE(AddressSize);
|
|
|
|
/* Get the operands */
|
|
if (!Fast486ParseModRegRm(State, AddressSize, &ModRegRm))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* The current privilege level must be zero */
|
|
if (Fast486GetCurrentPrivLevel(State) != 0)
|
|
{
|
|
Fast486Exception(State, FAST486_EXCEPTION_GP);
|
|
return FALSE;
|
|
}
|
|
|
|
if ((ModRegRm.Register == 6) || (ModRegRm.Register == 7))
|
|
{
|
|
/* DR6 and DR7 are aliases to DR4 and DR5 */
|
|
ModRegRm.Register -= 2;
|
|
}
|
|
|
|
if (State->DebugRegisters[FAST486_REG_DR5] & FAST486_DR5_GD)
|
|
{
|
|
/* Disallow access to debug registers */
|
|
Fast486Exception(State, FAST486_EXCEPTION_GP);
|
|
return FALSE;
|
|
}
|
|
|
|
/* Store the value of the debug register */
|
|
State->GeneralRegs[ModRegRm.SecondRegister].Long = State->DebugRegisters[ModRegRm.Register];
|
|
|
|
/* Return success */
|
|
return TRUE;
|
|
}
|
|
|
|
FAST486_OPCODE_HANDLER(Fast486ExtOpcodeLoadControlReg)
|
|
{
|
|
ULONG Value;
|
|
BOOLEAN AddressSize = State->SegmentRegs[FAST486_REG_CS].Size;
|
|
FAST486_MOD_REG_RM ModRegRm;
|
|
|
|
NO_LOCK_PREFIX();
|
|
TOGGLE_ADSIZE(AddressSize);
|
|
|
|
/* Get the operands */
|
|
if (!Fast486ParseModRegRm(State, AddressSize, &ModRegRm))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* The current privilege level must be zero */
|
|
if (Fast486GetCurrentPrivLevel(State) != 0)
|
|
{
|
|
Fast486Exception(State, FAST486_EXCEPTION_GP);
|
|
return FALSE;
|
|
}
|
|
|
|
if ((ModRegRm.Register == 1) || (ModRegRm.Register > 3))
|
|
{
|
|
/* CR1, CR4, CR5, CR6 and CR7 don't exist */
|
|
Fast486Exception(State, FAST486_EXCEPTION_UD);
|
|
return FALSE;
|
|
}
|
|
|
|
if (ModRegRm.Register != 0)
|
|
{
|
|
/* CR2 and CR3 and are stored in array indexes 1 and 2 */
|
|
ModRegRm.Register--;
|
|
}
|
|
|
|
/* Get the value */
|
|
Value = State->GeneralRegs[ModRegRm.SecondRegister].Long;
|
|
|
|
if (ModRegRm.Register == (INT)FAST486_REG_CR0)
|
|
{
|
|
/* CR0 checks */
|
|
|
|
if (((Value & (FAST486_CR0_PG | FAST486_CR0_PE)) == FAST486_CR0_PG)
|
|
|| ((Value & (FAST486_CR0_CD | FAST486_CR0_NW)) == FAST486_CR0_NW))
|
|
{
|
|
/* Invalid value */
|
|
Fast486Exception(State, FAST486_EXCEPTION_GP);
|
|
return FALSE;
|
|
}
|
|
}
|
|
|
|
/* Load a value to the control register */
|
|
State->ControlRegisters[ModRegRm.Register] = Value;
|
|
|
|
/* Return success */
|
|
return TRUE;
|
|
}
|
|
|
|
FAST486_OPCODE_HANDLER(Fast486ExtOpcodeLoadDebugReg)
|
|
{
|
|
BOOLEAN AddressSize = State->SegmentRegs[FAST486_REG_CS].Size;
|
|
FAST486_MOD_REG_RM ModRegRm;
|
|
|
|
NO_LOCK_PREFIX();
|
|
TOGGLE_ADSIZE(AddressSize);
|
|
|
|
/* Get the operands */
|
|
if (!Fast486ParseModRegRm(State, AddressSize, &ModRegRm))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* The current privilege level must be zero */
|
|
if (Fast486GetCurrentPrivLevel(State) != 0)
|
|
{
|
|
Fast486Exception(State, FAST486_EXCEPTION_GP);
|
|
return FALSE;
|
|
}
|
|
|
|
if ((ModRegRm.Register == 6) || (ModRegRm.Register == 7))
|
|
{
|
|
/* DR6 and DR7 are aliases to DR4 and DR5 */
|
|
ModRegRm.Register -= 2;
|
|
}
|
|
|
|
if (State->DebugRegisters[FAST486_REG_DR5] & FAST486_DR5_GD)
|
|
{
|
|
/* Disallow access to debug registers */
|
|
Fast486Exception(State, FAST486_EXCEPTION_GP);
|
|
return FALSE;
|
|
}
|
|
|
|
/* Load a value to the debug register */
|
|
State->DebugRegisters[ModRegRm.Register] = State->GeneralRegs[ModRegRm.SecondRegister].Long;
|
|
|
|
if (ModRegRm.Register == (INT)FAST486_REG_DR4)
|
|
{
|
|
/* The reserved bits are 1 */
|
|
State->DebugRegisters[ModRegRm.Register] |= FAST486_DR4_RESERVED;
|
|
}
|
|
else if (ModRegRm.Register == (INT)FAST486_REG_DR5)
|
|
{
|
|
/* The reserved bits are 0 */
|
|
State->DebugRegisters[ModRegRm.Register] &= ~FAST486_DR5_RESERVED;
|
|
}
|
|
|
|
/* Return success */
|
|
return TRUE;
|
|
}
|
|
|
|
FAST486_OPCODE_HANDLER(Fast486ExtOpcodePushFs)
|
|
{
|
|
/* Call the internal API */
|
|
return Fast486StackPush(State, State->SegmentRegs[FAST486_REG_FS].Selector);
|
|
}
|
|
|
|
FAST486_OPCODE_HANDLER(Fast486ExtOpcodePopFs)
|
|
{
|
|
ULONG NewSelector;
|
|
|
|
if (!Fast486StackPop(State, &NewSelector))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Call the internal API */
|
|
return Fast486LoadSegment(State, FAST486_REG_FS, LOWORD(NewSelector));
|
|
}
|
|
|
|
FAST486_OPCODE_HANDLER(Fast486ExtOpcodeBitTest)
|
|
{
|
|
BOOLEAN OperandSize, AddressSize;
|
|
FAST486_MOD_REG_RM ModRegRm;
|
|
UINT DataSize;
|
|
ULONG BitNumber;
|
|
|
|
OperandSize = AddressSize = State->SegmentRegs[FAST486_REG_CS].Size;
|
|
TOGGLE_OPSIZE(OperandSize);
|
|
TOGGLE_ADSIZE(AddressSize);
|
|
|
|
/* Get the number of bits */
|
|
if (OperandSize) DataSize = 32;
|
|
else DataSize = 16;
|
|
|
|
/* Get the operands */
|
|
if (!Fast486ParseModRegRm(State, AddressSize, &ModRegRm))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Get the bit number */
|
|
BitNumber = OperandSize ? State->GeneralRegs[ModRegRm.Register].Long
|
|
: (ULONG)State->GeneralRegs[ModRegRm.Register].LowWord;
|
|
|
|
if (ModRegRm.Memory)
|
|
{
|
|
/*
|
|
* For memory operands, add the bit offset divided by
|
|
* the data size to the address
|
|
*/
|
|
ModRegRm.MemoryAddress += BitNumber / DataSize;
|
|
}
|
|
|
|
/* Normalize the bit number */
|
|
BitNumber &= (1 << DataSize) - 1;
|
|
|
|
if (OperandSize)
|
|
{
|
|
ULONG Dummy, Value;
|
|
|
|
/* Read the value */
|
|
if (!Fast486ReadModrmDwordOperands(State, &ModRegRm, &Dummy, &Value))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Set CF to the bit value */
|
|
State->Flags.Cf = (Value >> BitNumber) & 1;
|
|
}
|
|
else
|
|
{
|
|
USHORT Dummy, Value;
|
|
|
|
/* Read the value */
|
|
if (!Fast486ReadModrmWordOperands(State, &ModRegRm, &Dummy, &Value))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Set CF to the bit value */
|
|
State->Flags.Cf = (Value >> BitNumber) & 1;
|
|
}
|
|
|
|
/* Return success */
|
|
return TRUE;
|
|
}
|
|
|
|
FAST486_OPCODE_HANDLER(Fast486ExtOpcodeShld)
|
|
{
|
|
BOOLEAN OperandSize, AddressSize;
|
|
FAST486_MOD_REG_RM ModRegRm;
|
|
UCHAR Count;
|
|
|
|
OperandSize = AddressSize = State->SegmentRegs[FAST486_REG_CS].Size;
|
|
TOGGLE_OPSIZE(OperandSize);
|
|
TOGGLE_ADSIZE(AddressSize);
|
|
|
|
/* Make sure this is the right instruction */
|
|
ASSERT((Opcode & 0xFE) == 0xA4);
|
|
|
|
/* Get the operands */
|
|
if (!Fast486ParseModRegRm(State, AddressSize, &ModRegRm))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
if (Opcode == 0xA4)
|
|
{
|
|
/* Fetch the count */
|
|
if (!Fast486FetchByte(State, &Count))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
}
|
|
else
|
|
{
|
|
/* The count is in CL */
|
|
Count = State->GeneralRegs[FAST486_REG_ECX].LowByte;
|
|
}
|
|
|
|
/* Normalize the count */
|
|
if (OperandSize) Count &= 0x1F;
|
|
else Count &= 0x0F;
|
|
|
|
/* Do nothing if the count is zero */
|
|
if (Count == 0) return TRUE;
|
|
|
|
if (OperandSize)
|
|
{
|
|
ULONG Source, Destination, Result;
|
|
|
|
if (!Fast486ReadModrmDwordOperands(State, &ModRegRm, &Source, &Destination))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Calculate the result */
|
|
Result = (Destination << Count) | (Source >> (32 - Count));
|
|
|
|
/* Update flags */
|
|
State->Flags.Cf = (Destination >> (32 - Count)) & 1;
|
|
if (Count == 1) State->Flags.Of = (Result & SIGN_FLAG_LONG)
|
|
!= (Destination & SIGN_FLAG_LONG);
|
|
State->Flags.Zf = (Result == 0);
|
|
State->Flags.Sf = ((Result & SIGN_FLAG_LONG) != 0);
|
|
State->Flags.Pf = Fast486CalculateParity(Result);
|
|
|
|
/* Write back the result */
|
|
return Fast486WriteModrmDwordOperands(State, &ModRegRm, FALSE, Result);
|
|
}
|
|
else
|
|
{
|
|
USHORT Source, Destination, Result;
|
|
|
|
if (!Fast486ReadModrmWordOperands(State, &ModRegRm, &Source, &Destination))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Calculate the result */
|
|
Result = (Destination << Count) | (Source >> (16 - Count));
|
|
|
|
/* Update flags */
|
|
State->Flags.Cf = (Destination >> (16 - Count)) & 1;
|
|
if (Count == 1) State->Flags.Of = (Result & SIGN_FLAG_WORD)
|
|
!= (Destination & SIGN_FLAG_WORD);
|
|
State->Flags.Zf = (Result == 0);
|
|
State->Flags.Sf = ((Result & SIGN_FLAG_WORD) != 0);
|
|
State->Flags.Pf = Fast486CalculateParity(Result);
|
|
|
|
/* Write back the result */
|
|
return Fast486WriteModrmWordOperands(State, &ModRegRm, FALSE, Result);
|
|
}
|
|
}
|
|
|
|
FAST486_OPCODE_HANDLER(Fast486ExtOpcodePushGs)
|
|
{
|
|
/* Call the internal API */
|
|
return Fast486StackPush(State, State->SegmentRegs[FAST486_REG_GS].Selector);
|
|
}
|
|
|
|
FAST486_OPCODE_HANDLER(Fast486ExtOpcodePopGs)
|
|
{
|
|
ULONG NewSelector;
|
|
|
|
if (!Fast486StackPop(State, &NewSelector))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Call the internal API */
|
|
return Fast486LoadSegment(State, FAST486_REG_GS, LOWORD(NewSelector));
|
|
}
|
|
|
|
FAST486_OPCODE_HANDLER(Fast486ExtOpcodeBts)
|
|
{
|
|
BOOLEAN OperandSize, AddressSize;
|
|
FAST486_MOD_REG_RM ModRegRm;
|
|
UINT DataSize;
|
|
ULONG BitNumber;
|
|
|
|
OperandSize = AddressSize = State->SegmentRegs[FAST486_REG_CS].Size;
|
|
TOGGLE_OPSIZE(OperandSize);
|
|
TOGGLE_ADSIZE(AddressSize);
|
|
|
|
/* Get the number of bits */
|
|
if (OperandSize) DataSize = 32;
|
|
else DataSize = 16;
|
|
|
|
/* Get the operands */
|
|
if (!Fast486ParseModRegRm(State, AddressSize, &ModRegRm))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Get the bit number */
|
|
BitNumber = OperandSize ? State->GeneralRegs[ModRegRm.Register].Long
|
|
: (ULONG)State->GeneralRegs[ModRegRm.Register].LowWord;
|
|
|
|
if (ModRegRm.Memory)
|
|
{
|
|
/*
|
|
* For memory operands, add the bit offset divided by
|
|
* the data size to the address
|
|
*/
|
|
ModRegRm.MemoryAddress += BitNumber / DataSize;
|
|
}
|
|
|
|
/* Normalize the bit number */
|
|
BitNumber &= (1 << DataSize) - 1;
|
|
|
|
if (OperandSize)
|
|
{
|
|
ULONG Dummy, Value;
|
|
|
|
/* Read the value */
|
|
if (!Fast486ReadModrmDwordOperands(State, &ModRegRm, &Dummy, &Value))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Set CF to the bit value */
|
|
State->Flags.Cf = (Value >> BitNumber) & 1;
|
|
|
|
/* Set the bit */
|
|
Value |= 1 << BitNumber;
|
|
|
|
/* Write back the result */
|
|
if (!Fast486WriteModrmDwordOperands(State, &ModRegRm, FALSE, Value))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
}
|
|
else
|
|
{
|
|
USHORT Dummy, Value;
|
|
|
|
/* Read the value */
|
|
if (!Fast486ReadModrmWordOperands(State, &ModRegRm, &Dummy, &Value))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Set CF to the bit value */
|
|
State->Flags.Cf = (Value >> BitNumber) & 1;
|
|
|
|
/* Set the bit */
|
|
Value |= 1 << BitNumber;
|
|
|
|
/* Write back the result */
|
|
if (!Fast486WriteModrmWordOperands(State, &ModRegRm, FALSE, Value))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
}
|
|
|
|
/* Return success */
|
|
return TRUE;
|
|
}
|
|
|
|
FAST486_OPCODE_HANDLER(Fast486ExtOpcodeShrd)
|
|
{
|
|
BOOLEAN OperandSize, AddressSize;
|
|
FAST486_MOD_REG_RM ModRegRm;
|
|
UCHAR Count;
|
|
|
|
OperandSize = AddressSize = State->SegmentRegs[FAST486_REG_CS].Size;
|
|
TOGGLE_OPSIZE(OperandSize);
|
|
TOGGLE_ADSIZE(AddressSize);
|
|
|
|
/* Make sure this is the right instruction */
|
|
ASSERT((Opcode & 0xFE) == 0xAC);
|
|
|
|
/* Get the operands */
|
|
if (!Fast486ParseModRegRm(State, AddressSize, &ModRegRm))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
if (Opcode == 0xAC)
|
|
{
|
|
/* Fetch the count */
|
|
if (!Fast486FetchByte(State, &Count))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
}
|
|
else
|
|
{
|
|
/* The count is in CL */
|
|
Count = State->GeneralRegs[FAST486_REG_ECX].LowByte;
|
|
}
|
|
|
|
/* Normalize the count */
|
|
if (OperandSize) Count &= 0x1F;
|
|
else Count &= 0x0F;
|
|
|
|
/* Do nothing if the count is zero */
|
|
if (Count == 0) return TRUE;
|
|
|
|
if (OperandSize)
|
|
{
|
|
ULONG Source, Destination, Result;
|
|
|
|
if (!Fast486ReadModrmDwordOperands(State, &ModRegRm, &Source, &Destination))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Calculate the result */
|
|
Result = (Destination >> Count) | (Source << (32 - Count));
|
|
|
|
/* Update flags */
|
|
State->Flags.Cf = (Destination >> (Count - 1)) & 1;
|
|
if (Count == 1) State->Flags.Of = (Result & SIGN_FLAG_LONG)
|
|
!= (Destination & SIGN_FLAG_LONG);
|
|
State->Flags.Zf = (Result == 0);
|
|
State->Flags.Sf = ((Result & SIGN_FLAG_LONG) != 0);
|
|
State->Flags.Pf = Fast486CalculateParity(Result);
|
|
|
|
/* Write back the result */
|
|
return Fast486WriteModrmDwordOperands(State, &ModRegRm, FALSE, Result);
|
|
}
|
|
else
|
|
{
|
|
USHORT Source, Destination, Result;
|
|
|
|
if (!Fast486ReadModrmWordOperands(State, &ModRegRm, &Source, &Destination))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Calculate the result */
|
|
Result = (Destination >> Count) | (Source << (16 - Count));
|
|
|
|
/* Update flags */
|
|
State->Flags.Cf = (Result >> (Count - 1)) & 1;
|
|
if (Count == 1) State->Flags.Of = (Result & SIGN_FLAG_WORD)
|
|
!= (Destination & SIGN_FLAG_WORD);
|
|
State->Flags.Zf = (Result == 0);
|
|
State->Flags.Sf = ((Result & SIGN_FLAG_WORD) != 0);
|
|
State->Flags.Pf = Fast486CalculateParity(Result);
|
|
|
|
/* Write back the result */
|
|
return Fast486WriteModrmWordOperands(State, &ModRegRm, FALSE, Result);
|
|
}
|
|
}
|
|
|
|
FAST486_OPCODE_HANDLER(Fast486ExtOpcodeImul)
|
|
{
|
|
BOOLEAN OperandSize, AddressSize;
|
|
FAST486_MOD_REG_RM ModRegRm;
|
|
|
|
OperandSize = AddressSize = State->SegmentRegs[FAST486_REG_CS].Size;
|
|
|
|
/* Get the operands */
|
|
if (!Fast486ParseModRegRm(State, AddressSize, &ModRegRm))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
if (OperandSize)
|
|
{
|
|
LONG Source, Destination;
|
|
LONGLONG Result;
|
|
|
|
/* Read the operands */
|
|
if (!Fast486ReadModrmDwordOperands(State,
|
|
&ModRegRm,
|
|
(PULONG)&Destination,
|
|
(PULONG)&Source))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Calculate the result */
|
|
Result = (LONGLONG)Source * (LONGLONG)Destination;
|
|
|
|
/* Update the flags */
|
|
State->Flags.Cf = State->Flags.Of = ((Result < -2147483648LL) || (Result > 2147483647LL));
|
|
|
|
/* Write back the result */
|
|
return Fast486WriteModrmDwordOperands(State, &ModRegRm, TRUE, (ULONG)((LONG)Result));
|
|
}
|
|
else
|
|
{
|
|
SHORT Source, Destination;
|
|
LONG Result;
|
|
|
|
/* Read the operands */
|
|
if (!Fast486ReadModrmWordOperands(State,
|
|
&ModRegRm,
|
|
(PUSHORT)&Destination,
|
|
(PUSHORT)&Source))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Calculate the result */
|
|
Result = (LONG)Source * (LONG)Destination;
|
|
|
|
/* Update the flags */
|
|
State->Flags.Cf = State->Flags.Of = ((Result < -32768) || (Result > 32767));
|
|
|
|
/* Write back the result */
|
|
return Fast486WriteModrmWordOperands(State, &ModRegRm, TRUE, (USHORT)((SHORT)Result));
|
|
}
|
|
}
|
|
|
|
FAST486_OPCODE_HANDLER(Fast486ExtOpcodeCmpXchgByte)
|
|
{
|
|
FAST486_MOD_REG_RM ModRegRm;
|
|
UCHAR Accumulator = State->GeneralRegs[FAST486_REG_EAX].LowByte;
|
|
UCHAR Source, Destination, Result;
|
|
BOOLEAN AddressSize = State->SegmentRegs[FAST486_REG_CS].Size;
|
|
|
|
TOGGLE_ADSIZE(AddressSize);
|
|
|
|
/* Get the operands */
|
|
if (!Fast486ParseModRegRm(State, AddressSize, &ModRegRm))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Read the operands */
|
|
if (!Fast486ReadModrmByteOperands(State, &ModRegRm, &Source, &Destination))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Compare AL with the destination */
|
|
Result = Accumulator - Destination;
|
|
|
|
/* Update the flags */
|
|
State->Flags.Cf = (Accumulator < Destination);
|
|
State->Flags.Of = ((Accumulator & SIGN_FLAG_BYTE) != (Destination & SIGN_FLAG_BYTE))
|
|
&& ((Accumulator & SIGN_FLAG_BYTE) != (Result & SIGN_FLAG_BYTE));
|
|
State->Flags.Af = (Accumulator & 0x0F) < (Destination & 0x0F);
|
|
State->Flags.Zf = (Result == 0);
|
|
State->Flags.Sf = ((Result & SIGN_FLAG_BYTE) != 0);
|
|
State->Flags.Pf = Fast486CalculateParity(Result);
|
|
|
|
if (State->Flags.Zf)
|
|
{
|
|
/* Load the source operand into the destination */
|
|
return Fast486WriteModrmByteOperands(State, &ModRegRm, FALSE, Source);
|
|
}
|
|
else
|
|
{
|
|
/* Load the destination into AL */
|
|
State->GeneralRegs[FAST486_REG_EAX].LowByte = Destination;
|
|
}
|
|
|
|
/* Return success */
|
|
return TRUE;
|
|
}
|
|
|
|
FAST486_OPCODE_HANDLER(Fast486ExtOpcodeCmpXchg)
|
|
{
|
|
FAST486_MOD_REG_RM ModRegRm;
|
|
BOOLEAN OperandSize, AddressSize;
|
|
|
|
OperandSize = AddressSize = State->SegmentRegs[FAST486_REG_CS].Size;
|
|
|
|
TOGGLE_OPSIZE(OperandSize);
|
|
TOGGLE_ADSIZE(AddressSize);
|
|
|
|
/* Get the operands */
|
|
if (!Fast486ParseModRegRm(State, AddressSize, &ModRegRm))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
if (OperandSize)
|
|
{
|
|
ULONG Source, Destination, Result;
|
|
ULONG Accumulator = State->GeneralRegs[FAST486_REG_EAX].Long;
|
|
|
|
/* Read the operands */
|
|
if (!Fast486ReadModrmDwordOperands(State, &ModRegRm, &Source, &Destination))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Compare EAX with the destination */
|
|
Result = Accumulator - Destination;
|
|
|
|
/* Update the flags */
|
|
State->Flags.Cf = (Accumulator < Destination);
|
|
State->Flags.Of = ((Accumulator & SIGN_FLAG_LONG) != (Destination & SIGN_FLAG_LONG))
|
|
&& ((Accumulator & SIGN_FLAG_LONG) != (Result & SIGN_FLAG_LONG));
|
|
State->Flags.Af = (Accumulator & 0x0F) < (Destination & 0x0F);
|
|
State->Flags.Zf = (Result == 0);
|
|
State->Flags.Sf = ((Result & SIGN_FLAG_LONG) != 0);
|
|
State->Flags.Pf = Fast486CalculateParity(Result);
|
|
|
|
if (State->Flags.Zf)
|
|
{
|
|
/* Load the source operand into the destination */
|
|
return Fast486WriteModrmDwordOperands(State, &ModRegRm, FALSE, Source);
|
|
}
|
|
else
|
|
{
|
|
/* Load the destination into EAX */
|
|
State->GeneralRegs[FAST486_REG_EAX].Long = Destination;
|
|
}
|
|
}
|
|
else
|
|
{
|
|
USHORT Source, Destination, Result;
|
|
USHORT Accumulator = State->GeneralRegs[FAST486_REG_EAX].LowWord;
|
|
|
|
/* Read the operands */
|
|
if (!Fast486ReadModrmWordOperands(State, &ModRegRm, &Source, &Destination))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Compare AX with the destination */
|
|
Result = Accumulator - Destination;
|
|
|
|
/* Update the flags */
|
|
State->Flags.Cf = (Accumulator < Destination);
|
|
State->Flags.Of = ((Accumulator & SIGN_FLAG_WORD) != (Destination & SIGN_FLAG_WORD))
|
|
&& ((Accumulator & SIGN_FLAG_WORD) != (Result & SIGN_FLAG_WORD));
|
|
State->Flags.Af = (Accumulator & 0x0F) < (Destination & 0x0F);
|
|
State->Flags.Zf = (Result == 0);
|
|
State->Flags.Sf = ((Result & SIGN_FLAG_WORD) != 0);
|
|
State->Flags.Pf = Fast486CalculateParity(Result);
|
|
|
|
if (State->Flags.Zf)
|
|
{
|
|
/* Load the source operand into the destination */
|
|
return Fast486WriteModrmWordOperands(State, &ModRegRm, FALSE, Source);
|
|
}
|
|
else
|
|
{
|
|
/* Load the destination into AX */
|
|
State->GeneralRegs[FAST486_REG_EAX].LowWord = Destination;
|
|
}
|
|
}
|
|
|
|
/* Return success */
|
|
return TRUE;
|
|
}
|
|
|
|
FAST486_OPCODE_HANDLER(Fast486ExtOpcodeLss)
|
|
{
|
|
UCHAR FarPointer[6];
|
|
BOOLEAN OperandSize, AddressSize;
|
|
FAST486_MOD_REG_RM ModRegRm;
|
|
|
|
/* Make sure this is the right instruction */
|
|
ASSERT(Opcode == 0xB2);
|
|
|
|
OperandSize = AddressSize = State->SegmentRegs[FAST486_REG_CS].Size;
|
|
|
|
TOGGLE_OPSIZE(OperandSize);
|
|
TOGGLE_ADSIZE(AddressSize);
|
|
|
|
/* Get the operands */
|
|
if (!Fast486ParseModRegRm(State, AddressSize, &ModRegRm))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
if (!ModRegRm.Memory)
|
|
{
|
|
/* Invalid */
|
|
Fast486Exception(State, FAST486_EXCEPTION_UD);
|
|
return FALSE;
|
|
}
|
|
|
|
if (!Fast486ReadMemory(State,
|
|
(State->PrefixFlags & FAST486_PREFIX_SEG)
|
|
? State->SegmentOverride : FAST486_REG_DS,
|
|
ModRegRm.MemoryAddress,
|
|
FALSE,
|
|
FarPointer,
|
|
OperandSize ? 6 : 4))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
if (OperandSize)
|
|
{
|
|
ULONG Offset = *((PULONG)FarPointer);
|
|
USHORT Segment = *((PUSHORT)&FarPointer[sizeof(ULONG)]);
|
|
|
|
/* Set the register to the offset */
|
|
State->GeneralRegs[ModRegRm.Register].Long = Offset;
|
|
|
|
/* Load the segment */
|
|
return Fast486LoadSegment(State,
|
|
FAST486_REG_SS,
|
|
Segment);
|
|
}
|
|
else
|
|
{
|
|
USHORT Offset = *((PUSHORT)FarPointer);
|
|
USHORT Segment = *((PUSHORT)&FarPointer[sizeof(USHORT)]);
|
|
|
|
/* Set the register to the offset */
|
|
State->GeneralRegs[ModRegRm.Register].LowWord = Offset;
|
|
|
|
/* Load the segment */
|
|
return Fast486LoadSegment(State,
|
|
FAST486_REG_SS,
|
|
Segment);
|
|
}
|
|
}
|
|
|
|
FAST486_OPCODE_HANDLER(Fast486ExtOpcodeBtr)
|
|
{
|
|
BOOLEAN OperandSize, AddressSize;
|
|
FAST486_MOD_REG_RM ModRegRm;
|
|
UINT DataSize;
|
|
ULONG BitNumber;
|
|
|
|
OperandSize = AddressSize = State->SegmentRegs[FAST486_REG_CS].Size;
|
|
TOGGLE_OPSIZE(OperandSize);
|
|
TOGGLE_ADSIZE(AddressSize);
|
|
|
|
/* Get the number of bits */
|
|
if (OperandSize) DataSize = 32;
|
|
else DataSize = 16;
|
|
|
|
/* Get the operands */
|
|
if (!Fast486ParseModRegRm(State, AddressSize, &ModRegRm))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Get the bit number */
|
|
BitNumber = OperandSize ? State->GeneralRegs[ModRegRm.Register].Long
|
|
: (ULONG)State->GeneralRegs[ModRegRm.Register].LowWord;
|
|
|
|
if (ModRegRm.Memory)
|
|
{
|
|
/*
|
|
* For memory operands, add the bit offset divided by
|
|
* the data size to the address
|
|
*/
|
|
ModRegRm.MemoryAddress += BitNumber / DataSize;
|
|
}
|
|
|
|
/* Normalize the bit number */
|
|
BitNumber &= (1 << DataSize) - 1;
|
|
|
|
if (OperandSize)
|
|
{
|
|
ULONG Dummy, Value;
|
|
|
|
/* Read the value */
|
|
if (!Fast486ReadModrmDwordOperands(State, &ModRegRm, &Dummy, &Value))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Set CF to the bit value */
|
|
State->Flags.Cf = (Value >> BitNumber) & 1;
|
|
|
|
/* Clear the bit */
|
|
Value &= ~(1 << BitNumber);
|
|
|
|
/* Write back the result */
|
|
if (!Fast486WriteModrmDwordOperands(State, &ModRegRm, FALSE, Value))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
}
|
|
else
|
|
{
|
|
USHORT Dummy, Value;
|
|
|
|
/* Read the value */
|
|
if (!Fast486ReadModrmWordOperands(State, &ModRegRm, &Dummy, &Value))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Set CF to the bit value */
|
|
State->Flags.Cf = (Value >> BitNumber) & 1;
|
|
|
|
/* Clear the bit */
|
|
Value &= ~(1 << BitNumber);
|
|
|
|
/* Write back the result */
|
|
if (!Fast486WriteModrmWordOperands(State, &ModRegRm, FALSE, Value))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
}
|
|
|
|
/* Return success */
|
|
return TRUE;
|
|
}
|
|
|
|
FAST486_OPCODE_HANDLER(Fast486ExtOpcodeLfsLgs)
|
|
{
|
|
UCHAR FarPointer[6];
|
|
BOOLEAN OperandSize, AddressSize;
|
|
FAST486_MOD_REG_RM ModRegRm;
|
|
|
|
/* Make sure this is the right instruction */
|
|
ASSERT((Opcode & 0xFE) == 0xB4);
|
|
|
|
OperandSize = AddressSize = State->SegmentRegs[FAST486_REG_CS].Size;
|
|
|
|
TOGGLE_OPSIZE(OperandSize);
|
|
TOGGLE_ADSIZE(AddressSize);
|
|
|
|
/* Get the operands */
|
|
if (!Fast486ParseModRegRm(State, AddressSize, &ModRegRm))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
if (!ModRegRm.Memory)
|
|
{
|
|
/* Invalid */
|
|
Fast486Exception(State, FAST486_EXCEPTION_UD);
|
|
return FALSE;
|
|
}
|
|
|
|
if (!Fast486ReadMemory(State,
|
|
(State->PrefixFlags & FAST486_PREFIX_SEG)
|
|
? State->SegmentOverride : FAST486_REG_DS,
|
|
ModRegRm.MemoryAddress,
|
|
FALSE,
|
|
FarPointer,
|
|
OperandSize ? 6 : 4))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
if (OperandSize)
|
|
{
|
|
ULONG Offset = *((PULONG)FarPointer);
|
|
USHORT Segment = *((PUSHORT)&FarPointer[sizeof(ULONG)]);
|
|
|
|
/* Set the register to the offset */
|
|
State->GeneralRegs[ModRegRm.Register].Long = Offset;
|
|
|
|
/* Load the segment */
|
|
return Fast486LoadSegment(State,
|
|
(Opcode == 0xB4)
|
|
? FAST486_REG_FS : FAST486_REG_GS,
|
|
Segment);
|
|
}
|
|
else
|
|
{
|
|
USHORT Offset = *((PUSHORT)FarPointer);
|
|
USHORT Segment = *((PUSHORT)&FarPointer[sizeof(USHORT)]);
|
|
|
|
/* Set the register to the offset */
|
|
State->GeneralRegs[ModRegRm.Register].LowWord = Offset;
|
|
|
|
/* Load the segment */
|
|
return Fast486LoadSegment(State,
|
|
(Opcode == 0xB4)
|
|
? FAST486_REG_FS : FAST486_REG_GS,
|
|
Segment);
|
|
}
|
|
}
|
|
|
|
FAST486_OPCODE_HANDLER(Fast486ExtOpcodeMovzxByte)
|
|
{
|
|
UCHAR Dummy, Value;
|
|
BOOLEAN AddressSize = State->SegmentRegs[FAST486_REG_CS].Size;
|
|
FAST486_MOD_REG_RM ModRegRm;
|
|
|
|
TOGGLE_ADSIZE(AddressSize);
|
|
|
|
/* Make sure this is the right instruction */
|
|
ASSERT(Opcode == 0xB6);
|
|
|
|
/* Get the operands */
|
|
if (!Fast486ParseModRegRm(State, AddressSize, &ModRegRm))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Read the operands */
|
|
if (!Fast486ReadModrmByteOperands(State, &ModRegRm, &Dummy, &Value))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Write back the zero-extended value */
|
|
return Fast486WriteModrmDwordOperands(State,
|
|
&ModRegRm,
|
|
TRUE,
|
|
(ULONG)Value);
|
|
}
|
|
|
|
FAST486_OPCODE_HANDLER(Fast486ExtOpcodeMovzxWord)
|
|
{
|
|
USHORT Dummy, Value;
|
|
BOOLEAN AddressSize = State->SegmentRegs[FAST486_REG_CS].Size;
|
|
FAST486_MOD_REG_RM ModRegRm;
|
|
|
|
TOGGLE_ADSIZE(AddressSize);
|
|
|
|
/* Make sure this is the right instruction */
|
|
ASSERT(Opcode == 0xB7);
|
|
|
|
/* Get the operands */
|
|
if (!Fast486ParseModRegRm(State, AddressSize, &ModRegRm))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Read the operands */
|
|
if (!Fast486ReadModrmWordOperands(State, &ModRegRm, &Dummy, &Value))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Write back the zero-extended value */
|
|
return Fast486WriteModrmDwordOperands(State,
|
|
&ModRegRm,
|
|
TRUE,
|
|
(ULONG)Value);
|
|
}
|
|
|
|
FAST486_OPCODE_HANDLER(Fast486ExtOpcodeBtc)
|
|
{
|
|
BOOLEAN OperandSize, AddressSize;
|
|
FAST486_MOD_REG_RM ModRegRm;
|
|
UINT DataSize;
|
|
ULONG BitNumber;
|
|
|
|
OperandSize = AddressSize = State->SegmentRegs[FAST486_REG_CS].Size;
|
|
TOGGLE_OPSIZE(OperandSize);
|
|
TOGGLE_ADSIZE(AddressSize);
|
|
|
|
/* Get the number of bits */
|
|
if (OperandSize) DataSize = 32;
|
|
else DataSize = 16;
|
|
|
|
/* Get the operands */
|
|
if (!Fast486ParseModRegRm(State, AddressSize, &ModRegRm))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Get the bit number */
|
|
BitNumber = OperandSize ? State->GeneralRegs[ModRegRm.Register].Long
|
|
: (ULONG)State->GeneralRegs[ModRegRm.Register].LowWord;
|
|
|
|
if (ModRegRm.Memory)
|
|
{
|
|
/*
|
|
* For memory operands, add the bit offset divided by
|
|
* the data size to the address
|
|
*/
|
|
ModRegRm.MemoryAddress += BitNumber / DataSize;
|
|
}
|
|
|
|
/* Normalize the bit number */
|
|
BitNumber &= (1 << DataSize) - 1;
|
|
|
|
if (OperandSize)
|
|
{
|
|
ULONG Dummy, Value;
|
|
|
|
/* Read the value */
|
|
if (!Fast486ReadModrmDwordOperands(State, &ModRegRm, &Dummy, &Value))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Set CF to the bit value */
|
|
State->Flags.Cf = (Value >> BitNumber) & 1;
|
|
|
|
/* Toggle the bit */
|
|
Value ^= 1 << BitNumber;
|
|
|
|
/* Write back the result */
|
|
if (!Fast486WriteModrmDwordOperands(State, &ModRegRm, FALSE, Value))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
}
|
|
else
|
|
{
|
|
USHORT Dummy, Value;
|
|
|
|
/* Read the value */
|
|
if (!Fast486ReadModrmWordOperands(State, &ModRegRm, &Dummy, &Value))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Set CF to the bit value */
|
|
State->Flags.Cf = (Value >> BitNumber) & 1;
|
|
|
|
/* Toggle the bit */
|
|
Value ^= 1 << BitNumber;
|
|
|
|
/* Write back the result */
|
|
if (!Fast486WriteModrmWordOperands(State, &ModRegRm, FALSE, Value))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
}
|
|
|
|
/* Return success */
|
|
return TRUE;
|
|
}
|
|
|
|
FAST486_OPCODE_HANDLER(Fast486ExtOpcodeBsf)
|
|
{
|
|
INT i;
|
|
ULONG Dummy = 0, Value = 0;
|
|
BOOLEAN OperandSize, AddressSize;
|
|
FAST486_MOD_REG_RM ModRegRm;
|
|
ULONG BitNumber;
|
|
UINT DataSize;
|
|
|
|
OperandSize = AddressSize = State->SegmentRegs[FAST486_REG_CS].Size;
|
|
TOGGLE_OPSIZE(OperandSize);
|
|
TOGGLE_ADSIZE(AddressSize);
|
|
|
|
/* Make sure this is the right instruction */
|
|
ASSERT(Opcode == 0xBC);
|
|
|
|
/* Get the number of bits */
|
|
if (OperandSize) DataSize = 32;
|
|
else DataSize = 16;
|
|
|
|
/* Get the operands */
|
|
if (!Fast486ParseModRegRm(State, AddressSize, &ModRegRm))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Read the value */
|
|
if (OperandSize)
|
|
{
|
|
if (!Fast486ReadModrmDwordOperands(State, &ModRegRm, &Dummy, &Value))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
}
|
|
else
|
|
{
|
|
if (!Fast486ReadModrmWordOperands(State,
|
|
&ModRegRm,
|
|
(PUSHORT)&Dummy,
|
|
(PUSHORT)&Value))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
}
|
|
|
|
/* Clear ZF */
|
|
State->Flags.Zf = FALSE;
|
|
|
|
for (i = 0; i < DataSize; i++)
|
|
{
|
|
if(Value & (1 << i))
|
|
{
|
|
/* Set ZF */
|
|
State->Flags.Zf = TRUE;
|
|
|
|
/* Save the bit number */
|
|
BitNumber = i;
|
|
|
|
/* Exit the loop */
|
|
break;
|
|
}
|
|
}
|
|
|
|
if (State->Flags.Zf)
|
|
{
|
|
/* Write back the result */
|
|
if (OperandSize)
|
|
{
|
|
if (!Fast486WriteModrmDwordOperands(State, &ModRegRm, TRUE, BitNumber))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
}
|
|
else
|
|
{
|
|
if (!Fast486WriteModrmWordOperands(State, &ModRegRm, TRUE, LOWORD(BitNumber)))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
}
|
|
}
|
|
|
|
return TRUE;
|
|
}
|
|
|
|
FAST486_OPCODE_HANDLER(Fast486ExtOpcodeBsr)
|
|
{
|
|
INT i;
|
|
ULONG Dummy = 0, Value = 0;
|
|
BOOLEAN OperandSize, AddressSize;
|
|
FAST486_MOD_REG_RM ModRegRm;
|
|
ULONG BitNumber;
|
|
UINT DataSize;
|
|
|
|
OperandSize = AddressSize = State->SegmentRegs[FAST486_REG_CS].Size;
|
|
TOGGLE_OPSIZE(OperandSize);
|
|
TOGGLE_ADSIZE(AddressSize);
|
|
|
|
/* Make sure this is the right instruction */
|
|
ASSERT(Opcode == 0xBD);
|
|
|
|
/* Get the number of bits */
|
|
if (OperandSize) DataSize = 32;
|
|
else DataSize = 16;
|
|
|
|
/* Get the operands */
|
|
if (!Fast486ParseModRegRm(State, AddressSize, &ModRegRm))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Read the value */
|
|
if (OperandSize)
|
|
{
|
|
if (!Fast486ReadModrmDwordOperands(State, &ModRegRm, &Dummy, &Value))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
}
|
|
else
|
|
{
|
|
if (!Fast486ReadModrmWordOperands(State,
|
|
&ModRegRm,
|
|
(PUSHORT)&Dummy,
|
|
(PUSHORT)&Value))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
}
|
|
|
|
/* Clear ZF */
|
|
State->Flags.Zf = FALSE;
|
|
|
|
for (i = DataSize - 1; i >= 0; i--)
|
|
{
|
|
if(Value & (1 << i))
|
|
{
|
|
/* Set ZF */
|
|
State->Flags.Zf = TRUE;
|
|
|
|
/* Save the bit number */
|
|
BitNumber = i;
|
|
|
|
/* Exit the loop */
|
|
break;
|
|
}
|
|
}
|
|
|
|
if (State->Flags.Zf)
|
|
{
|
|
/* Write back the result */
|
|
if (OperandSize)
|
|
{
|
|
if (!Fast486WriteModrmDwordOperands(State, &ModRegRm, TRUE, BitNumber))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
}
|
|
else
|
|
{
|
|
if (!Fast486WriteModrmWordOperands(State, &ModRegRm, TRUE, LOWORD(BitNumber)))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
}
|
|
}
|
|
|
|
return TRUE;
|
|
}
|
|
|
|
FAST486_OPCODE_HANDLER(Fast486ExtOpcodeMovsxByte)
|
|
{
|
|
UCHAR Dummy;
|
|
CHAR Value;
|
|
BOOLEAN AddressSize = State->SegmentRegs[FAST486_REG_CS].Size;
|
|
FAST486_MOD_REG_RM ModRegRm;
|
|
|
|
TOGGLE_ADSIZE(AddressSize);
|
|
|
|
/* Make sure this is the right instruction */
|
|
ASSERT(Opcode == 0xBE);
|
|
|
|
/* Get the operands */
|
|
if (!Fast486ParseModRegRm(State, AddressSize, &ModRegRm))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Read the operands */
|
|
if (!Fast486ReadModrmByteOperands(State, &ModRegRm, &Dummy, (PUCHAR)&Value))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Write back the sign-extended value */
|
|
return Fast486WriteModrmDwordOperands(State,
|
|
&ModRegRm,
|
|
TRUE,
|
|
(ULONG)((LONG)Value));
|
|
}
|
|
|
|
FAST486_OPCODE_HANDLER(Fast486ExtOpcodeMovsxWord)
|
|
{
|
|
USHORT Dummy;
|
|
SHORT Value;
|
|
BOOLEAN AddressSize = State->SegmentRegs[FAST486_REG_CS].Size;
|
|
FAST486_MOD_REG_RM ModRegRm;
|
|
|
|
TOGGLE_ADSIZE(AddressSize);
|
|
|
|
/* Make sure this is the right instruction */
|
|
ASSERT(Opcode == 0xBF);
|
|
|
|
/* Get the operands */
|
|
if (!Fast486ParseModRegRm(State, AddressSize, &ModRegRm))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Read the operands */
|
|
if (!Fast486ReadModrmWordOperands(State, &ModRegRm, &Dummy, (PUSHORT)&Value))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Write back the sign-extended value */
|
|
return Fast486WriteModrmDwordOperands(State,
|
|
&ModRegRm,
|
|
TRUE,
|
|
(ULONG)((LONG)Value));
|
|
}
|
|
|
|
FAST486_OPCODE_HANDLER(Fast486ExtOpcodeConditionalJmp)
|
|
{
|
|
BOOLEAN Jump = FALSE;
|
|
LONG Offset = 0;
|
|
BOOLEAN Size = State->SegmentRegs[FAST486_REG_CS].Size;
|
|
|
|
TOGGLE_OPSIZE(Size);
|
|
NO_LOCK_PREFIX();
|
|
|
|
/* Make sure this is the right instruction */
|
|
ASSERT((Opcode & 0xF0) == 0x80);
|
|
|
|
/* Fetch the offset */
|
|
if (Size)
|
|
{
|
|
if (!Fast486FetchDword(State, (PULONG)&Offset))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
}
|
|
else
|
|
{
|
|
SHORT Value;
|
|
|
|
if (!Fast486FetchWord(State, (PUSHORT)&Value))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Sign-extend */
|
|
Offset = (LONG)Value;
|
|
}
|
|
|
|
switch ((Opcode & 0x0F) >> 1)
|
|
{
|
|
/* JO / JNO */
|
|
case 0:
|
|
{
|
|
Jump = State->Flags.Of;
|
|
break;
|
|
}
|
|
|
|
/* JC / JNC */
|
|
case 1:
|
|
{
|
|
Jump = State->Flags.Cf;
|
|
break;
|
|
}
|
|
|
|
/* JZ / JNZ */
|
|
case 2:
|
|
{
|
|
Jump = State->Flags.Zf;
|
|
break;
|
|
}
|
|
|
|
/* JBE / JNBE */
|
|
case 3:
|
|
{
|
|
Jump = State->Flags.Cf || State->Flags.Zf;
|
|
break;
|
|
}
|
|
|
|
/* JS / JNS */
|
|
case 4:
|
|
{
|
|
Jump = State->Flags.Sf;
|
|
break;
|
|
}
|
|
|
|
/* JP / JNP */
|
|
case 5:
|
|
{
|
|
Jump = State->Flags.Pf;
|
|
break;
|
|
}
|
|
|
|
/* JL / JNL */
|
|
case 6:
|
|
{
|
|
Jump = State->Flags.Sf != State->Flags.Of;
|
|
break;
|
|
}
|
|
|
|
/* JLE / JNLE */
|
|
case 7:
|
|
{
|
|
Jump = (State->Flags.Sf != State->Flags.Of) || State->Flags.Zf;
|
|
break;
|
|
}
|
|
}
|
|
|
|
if (Opcode & 1)
|
|
{
|
|
/* Invert the result */
|
|
Jump = !Jump;
|
|
}
|
|
|
|
if (Jump)
|
|
{
|
|
/* Move the instruction pointer */
|
|
State->InstPtr.Long += Offset;
|
|
}
|
|
|
|
/* Return success */
|
|
return TRUE;
|
|
}
|
|
|
|
FAST486_OPCODE_HANDLER(Fast486ExtOpcodeConditionalSet)
|
|
{
|
|
BOOLEAN Value = FALSE;
|
|
BOOLEAN AddressSize = State->SegmentRegs[FAST486_REG_CS].Size;
|
|
FAST486_MOD_REG_RM ModRegRm;
|
|
|
|
TOGGLE_ADSIZE(AddressSize);
|
|
|
|
/* Get the operands */
|
|
if (!Fast486ParseModRegRm(State, AddressSize, &ModRegRm))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Make sure this is the right instruction */
|
|
ASSERT((Opcode & 0xF0) == 0x90);
|
|
|
|
switch ((Opcode & 0x0F) >> 1)
|
|
{
|
|
/* SETO / SETNO */
|
|
case 0:
|
|
{
|
|
Value = State->Flags.Of;
|
|
break;
|
|
}
|
|
|
|
/* SETC / SETNC */
|
|
case 1:
|
|
{
|
|
Value = State->Flags.Cf;
|
|
break;
|
|
}
|
|
|
|
/* SETZ / SETNZ */
|
|
case 2:
|
|
{
|
|
Value = State->Flags.Zf;
|
|
break;
|
|
}
|
|
|
|
/* SETBE / SETNBE */
|
|
case 3:
|
|
{
|
|
Value = State->Flags.Cf || State->Flags.Zf;
|
|
break;
|
|
}
|
|
|
|
/* SETS / SETNS */
|
|
case 4:
|
|
{
|
|
Value = State->Flags.Sf;
|
|
break;
|
|
}
|
|
|
|
/* SETP / SETNP */
|
|
case 5:
|
|
{
|
|
Value = State->Flags.Pf;
|
|
break;
|
|
}
|
|
|
|
/* SETL / SETNL */
|
|
case 6:
|
|
{
|
|
Value = State->Flags.Sf != State->Flags.Of;
|
|
break;
|
|
}
|
|
|
|
/* SETLE / SETNLE */
|
|
case 7:
|
|
{
|
|
Value = (State->Flags.Sf != State->Flags.Of) || State->Flags.Zf;
|
|
break;
|
|
}
|
|
}
|
|
|
|
if (Opcode & 1)
|
|
{
|
|
/* Invert the result */
|
|
Value = !Value;
|
|
}
|
|
|
|
/* Write back the result */
|
|
return Fast486WriteModrmByteOperands(State, &ModRegRm, FALSE, Value);
|
|
}
|
|
|
|
FAST486_OPCODE_HANDLER(Fast486ExtOpcodeXaddByte)
|
|
{
|
|
UCHAR Source, Destination, Result;
|
|
FAST486_MOD_REG_RM ModRegRm;
|
|
BOOLEAN AddressSize = State->SegmentRegs[FAST486_REG_CS].Size;
|
|
|
|
/* Make sure this is the right instruction */
|
|
ASSERT(Opcode == 0xC0);
|
|
|
|
TOGGLE_ADSIZE(AddressSize);
|
|
|
|
/* Get the operands */
|
|
if (!Fast486ParseModRegRm(State, AddressSize, &ModRegRm))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
if (!Fast486ReadModrmByteOperands(State,
|
|
&ModRegRm,
|
|
&Source,
|
|
&Destination))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Calculate the result */
|
|
Result = Source + Destination;
|
|
|
|
/* Update the flags */
|
|
State->Flags.Cf = (Result < Source) && (Result < Destination);
|
|
State->Flags.Of = ((Source & SIGN_FLAG_BYTE) == (Destination & SIGN_FLAG_BYTE))
|
|
&& ((Source & SIGN_FLAG_BYTE) != (Result & SIGN_FLAG_BYTE));
|
|
State->Flags.Af = ((((Source & 0x0F) + (Destination & 0x0F)) & 0x10) != 0);
|
|
State->Flags.Zf = (Result == 0);
|
|
State->Flags.Sf = ((Result & SIGN_FLAG_BYTE) != 0);
|
|
State->Flags.Pf = Fast486CalculateParity(Result);
|
|
|
|
/* Write the sum to the destination */
|
|
if (!Fast486WriteModrmByteOperands(State, &ModRegRm, FALSE, Result))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Write the old value of the destination to the source */
|
|
if (!Fast486WriteModrmByteOperands(State, &ModRegRm, TRUE, Destination))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
return TRUE;
|
|
}
|
|
|
|
FAST486_OPCODE_HANDLER(Fast486ExtOpcodeXadd)
|
|
{
|
|
FAST486_MOD_REG_RM ModRegRm;
|
|
BOOLEAN OperandSize, AddressSize;
|
|
|
|
/* Make sure this is the right instruction */
|
|
ASSERT(Opcode == 0xC1);
|
|
|
|
OperandSize = AddressSize = State->SegmentRegs[FAST486_REG_CS].Size;
|
|
|
|
TOGGLE_ADSIZE(AddressSize);
|
|
TOGGLE_OPSIZE(OperandSize);
|
|
|
|
/* Get the operands */
|
|
if (!Fast486ParseModRegRm(State, AddressSize, &ModRegRm))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Check the operand size */
|
|
if (OperandSize)
|
|
{
|
|
ULONG Source, Destination, Result;
|
|
|
|
if (!Fast486ReadModrmDwordOperands(State,
|
|
&ModRegRm,
|
|
&Source,
|
|
&Destination))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Calculate the result */
|
|
Result = Source + Destination;
|
|
|
|
/* Update the flags */
|
|
State->Flags.Cf = (Result < Source) && (Result < Destination);
|
|
State->Flags.Of = ((Source & SIGN_FLAG_LONG) == (Destination & SIGN_FLAG_LONG))
|
|
&& ((Source & SIGN_FLAG_LONG) != (Result & SIGN_FLAG_LONG));
|
|
State->Flags.Af = ((((Source & 0x0F) + (Destination & 0x0F)) & 0x10) != 0);
|
|
State->Flags.Zf = (Result == 0);
|
|
State->Flags.Sf = ((Result & SIGN_FLAG_LONG) != 0);
|
|
State->Flags.Pf = Fast486CalculateParity(Result);
|
|
|
|
/* Write the sum to the destination */
|
|
if (!Fast486WriteModrmDwordOperands(State, &ModRegRm, FALSE, Result))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Write the old value of the destination to the source */
|
|
if (!Fast486WriteModrmDwordOperands(State, &ModRegRm, TRUE, Destination))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
}
|
|
else
|
|
{
|
|
USHORT Source, Destination, Result;
|
|
|
|
if (!Fast486ReadModrmWordOperands(State,
|
|
&ModRegRm,
|
|
&Source,
|
|
&Destination))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Calculate the result */
|
|
Result = Source + Destination;
|
|
|
|
/* Update the flags */
|
|
State->Flags.Cf = (Result < Source) && (Result < Destination);
|
|
State->Flags.Of = ((Source & SIGN_FLAG_WORD) == (Destination & SIGN_FLAG_WORD))
|
|
&& ((Source & SIGN_FLAG_WORD) != (Result & SIGN_FLAG_WORD));
|
|
State->Flags.Af = ((((Source & 0x0F) + (Destination & 0x0F)) & 0x10) != 0);
|
|
State->Flags.Zf = (Result == 0);
|
|
State->Flags.Sf = ((Result & SIGN_FLAG_WORD) != 0);
|
|
State->Flags.Pf = Fast486CalculateParity(Result);
|
|
|
|
/* Write the sum to the destination */
|
|
if (!Fast486WriteModrmWordOperands(State, &ModRegRm, FALSE, Result))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
/* Write the old value of the destination to the source */
|
|
if (!Fast486WriteModrmWordOperands(State, &ModRegRm, TRUE, Destination))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
}
|
|
|
|
return TRUE;
|
|
}
|
|
|
|
FAST486_OPCODE_HANDLER(Fast486ExtOpcodeBswap)
|
|
{
|
|
PUCHAR Pointer;
|
|
|
|
NO_LOCK_PREFIX();
|
|
|
|
/* Get a pointer to the value */
|
|
Pointer = (PUCHAR)&State->GeneralRegs[Opcode & 0x07].Long;
|
|
|
|
/* Swap the byte order */
|
|
SWAP(Pointer[0], Pointer[3]);
|
|
SWAP(Pointer[1], Pointer[2]);
|
|
|
|
/* Return success */
|
|
return TRUE;
|
|
}
|
|
|
|
FAST486_OPCODE_HANDLER(Fast486OpcodeExtended)
|
|
{
|
|
UCHAR SecondOpcode;
|
|
|
|
/* Fetch the second operation code */
|
|
if (!Fast486FetchByte(State, &SecondOpcode))
|
|
{
|
|
/* Exception occurred */
|
|
return FALSE;
|
|
}
|
|
|
|
if (Fast486ExtendedHandlers[SecondOpcode] != NULL)
|
|
{
|
|
/* Call the extended opcode handler */
|
|
return Fast486ExtendedHandlers[SecondOpcode](State, SecondOpcode);
|
|
}
|
|
else
|
|
{
|
|
/* This is not a valid opcode */
|
|
Fast486Exception(State, FAST486_EXCEPTION_UD);
|
|
return FALSE;
|
|
}
|
|
}
|
|
|