Intravision/reactos
1
0
Fork 0
mirror of https://github.com/reactos/reactos.git synced 2024-11-20 06:15:26 +00:00
Code Issues Projects Releases Packages Wiki Activity
reactos/drivers/storage/ide/uniata/id_dma.cpp
Thomas Faber b91cf860cd
[UNIATA] Update to version 46e8. CORE-15843
2019-03-14 13:16:43 +01:00

2709 lines
98 KiB
C++
Raw Blame History

/*++
Copyright (c) 2002-2016 Alexander A. Telyatnikov (Alter)
Module Name:
id_dma.cpp
Abstract:
This is the miniport driver for ATAPI IDE controllers
With Busmaster DMA support
Author:
Alexander A. Telyatnikov (Alter)
Environment:
kernel mode only
Notes:
THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
Revision History:
This module is a port from FreeBSD 4.3-6.1 ATA driver (ata-dma.c, ata-chipset.c) by
Søren Schmidt, Copyright (c) 1998-2008
Changed defaulting-to-generic-PIO/DMA policy
Added PIO settings for VIA
Optimized VIA/AMD/nVidia init part
Optimized Promise TX2 init part
Optimized Intel init part
by Alex A. Telyatnikov (Alter) (c) 2002-2007
Licence:
GPLv2
--*/
#include "stdafx.h"
static const ULONG valid_udma[7] = {0,0,2,0,4,5,6};
static const CHAR retry_Wdma[MAX_RETRIES+1] = {2, 2, 2,-1,-1,-1};
static const CHAR retry_Udma[MAX_RETRIES+1] = {6, 2,-1,-1,-1,-1};
PHYSICAL_ADDRESS ph4gb = {{0xFFFFFFFF, 0}};
VOID
NTAPI
cyrix_timing (
IN PHW_DEVICE_EXTENSION deviceExtension,
IN ULONG dev, // physical device number (0-3)
IN CHAR mode
);
VOID
NTAPI
promise_timing (
IN PHW_DEVICE_EXTENSION deviceExtension,
IN ULONG dev, // physical device number (0-3)
IN CHAR mode
);
VOID
NTAPI
hpt_timing (
IN PHW_DEVICE_EXTENSION deviceExtension,
IN ULONG dev, // physical device number (0-3)
IN CHAR mode
);
VOID
NTAPI
via82c_timing (
IN PHW_DEVICE_EXTENSION deviceExtension,
IN ULONG dev, // physical device number (0-3)
IN CHAR mode
);
ULONG
NTAPI
hpt_cable80(
IN PHW_DEVICE_EXTENSION deviceExtension,
IN ULONG channel // physical channel number (0-1)
);
ULONG
NTAPI
AtapiVirtToPhysAddr_(
IN PVOID HwDeviceExtension,
IN PSCSI_REQUEST_BLOCK Srb,
IN PUCHAR data,
OUT PULONG count, /* bytes */
OUT PULONG ph_addru
)
{
PHYSICAL_ADDRESS ph_addr;
ULONG addr;
*(volatile char*)data; // Touch memory, this will prevent condition of not-ready page table for valid addresses
// See ROS-11894 bug
ph_addr = MmGetPhysicalAddress(data);
KdPrint3((PRINT_PREFIX "AtapiVirtToPhysAddr_: %x -> %8.8x:%8.8x\n", data, ph_addr.HighPart, ph_addr.LowPart));
if(!ph_addru && ph_addr.HighPart) {
// do so until we add 64bit address support
// or some workaround
*count = 0;
return -1;
}
(*ph_addru) = ph_addr.HighPart;
//addr = ScsiPortConvertPhysicalAddressToUlong(ph_addr);
addr = ph_addr.LowPart;
if(!addr && !ph_addr.HighPart) {
*count = 0;
return 0;
}
if(!Srb) {
*count = sizeof(BM_DMA_ENTRY)*ATA_DMA_ENTRIES;
} else {
*count = PAGE_SIZE - (addr & (PAGE_SIZE-1));
}
return addr;
} // end AtapiVirtToPhysAddr_()
VOID
NTAPI
AtapiDmaAlloc(
IN PVOID HwDeviceExtension,
IN PPORT_CONFIGURATION_INFORMATION ConfigInfo,
IN ULONG lChannel // logical channel,
)
{
#ifdef USE_OWN_DMA
PHW_DEVICE_EXTENSION deviceExtension = (PHW_DEVICE_EXTENSION)HwDeviceExtension;
PHW_CHANNEL chan = &(deviceExtension->chan[lChannel]);
ULONG c = lChannel;
ULONG i;
ULONG ph_addru;
deviceExtension->chan[c].CopyDmaBuffer = FALSE;
if(!deviceExtension->Host64 && (WinVer_Id() > WinVer_NT)) {
KdPrint2((PRINT_PREFIX "AtapiDmaAlloc: allocate tmp buffers below 4Gb\n"));
if(chan->DB_PRD) {
KdPrint2((PRINT_PREFIX " already initialized %x\n", chan->DB_PRD));
return;
}
chan->DB_PRD = MmAllocateContiguousMemory(sizeof(((PATA_REQ)NULL)->dma_tab), ph4gb);
if(chan->DB_PRD) {
chan->DB_PRD_PhAddr = AtapiVirtToPhysAddr(HwDeviceExtension, NULL, (PUCHAR)(chan->DB_PRD), &i, &ph_addru);
if(!chan->DB_PRD_PhAddr || !i || ((LONG)(chan->DB_PRD_PhAddr) == -1)) {
KdPrint2((PRINT_PREFIX "AtapiDmaAlloc: No DB PRD BASE\n" ));
chan->DB_PRD = NULL;
chan->DB_PRD_PhAddr = 0;
return;
}
if(ph_addru) {
KdPrint2((PRINT_PREFIX "AtapiDmaAlloc: No DB PRD below 4Gb\n" ));
goto err_1;
}
}
chan->DB_IO = MmAllocateContiguousMemory(deviceExtension->MaximumDmaTransferLength, ph4gb);
if(chan->DB_IO) {
chan->DB_IO_PhAddr = AtapiVirtToPhysAddr(HwDeviceExtension, NULL, (PUCHAR)(chan->DB_IO), &i, &ph_addru);
if(!chan->DB_IO_PhAddr || !i || ((LONG)(chan->DB_IO_PhAddr) == -1)) {
KdPrint2((PRINT_PREFIX "AtapiDmaAlloc: No DB IO BASE\n" ));
err_1:
MmFreeContiguousMemory(chan->DB_PRD);
chan->DB_PRD = NULL;
chan->DB_PRD_PhAddr = 0;
chan->DB_IO = NULL;
chan->DB_IO_PhAddr = 0;
return;
}
if(ph_addru) {
KdPrint2((PRINT_PREFIX "AtapiDmaAlloc: No DB IO below 4Gb\n" ));
MmFreeContiguousMemory(chan->DB_IO);
goto err_1;
}
}
}
if(deviceExtension->HwFlags & UNIATA_AHCI) {
KdPrint2((PRINT_PREFIX "AtapiDmaAlloc: AHCI\n" ));
if(chan->AhciCtlBlock) {
KdPrint2((PRINT_PREFIX " already initialized %x\n", chan->AhciCtlBlock));
return;
}
// Need 1K-byte alignment
chan->AhciCtlBlock0 = (PIDE_AHCI_CHANNEL_CTL_BLOCK)MmAllocateContiguousMemory(
sizeof(IDE_AHCI_CHANNEL_CTL_BLOCK)+AHCI_CLB_ALIGNEMENT_MASK,
ph4gb);
if(chan->AhciCtlBlock0) {
union {
PUCHAR AhciCtlBlock;
ULONGLONG AhciCtlBlock64;
};
AhciCtlBlock64 = 0;
AhciCtlBlock = (PUCHAR)chan->AhciCtlBlock0;
KdPrint2((PRINT_PREFIX "AtapiDmaAlloc: CLP BASE %I64x\n", AhciCtlBlock64));
AhciCtlBlock64 += AHCI_CLB_ALIGNEMENT_MASK;
AhciCtlBlock64 &= ~AHCI_CLB_ALIGNEMENT_MASK;
KdPrint2((PRINT_PREFIX "AtapiDmaAlloc: CLP BASE 1k-aligned %I64x\n", AhciCtlBlock64));
chan->AhciCtlBlock = (PIDE_AHCI_CHANNEL_CTL_BLOCK)AhciCtlBlock;
chan->AHCI_CTL_PhAddr = AtapiVirtToPhysAddr(HwDeviceExtension, NULL, (PUCHAR)(chan->AhciCtlBlock), &i, &ph_addru);
KdPrint2((PRINT_PREFIX "AtapiDmaAlloc: CLP Phys BASE %I64x\n", chan->AHCI_CTL_PhAddr));
if(!chan->AHCI_CTL_PhAddr || !i || ((LONG)(chan->AHCI_CTL_PhAddr) == -1)) {
KdPrint2((PRINT_PREFIX "AtapiDmaAlloc: No AHCI CLP BASE\n" ));
chan->AhciCtlBlock = NULL;
chan->AHCI_CTL_PhAddr = 0;
return;
}
if(ph_addru) {
KdPrint2((PRINT_PREFIX "AtapiDmaAlloc: No AHCI CLP below 4Gb\n" ));
MmFreeContiguousMemory(chan->AhciCtlBlock0);
chan->AhciCtlBlock = NULL;
chan->AHCI_CTL_PhAddr = 0;
return;
}
} else {
KdPrint2((PRINT_PREFIX "AtapiDmaAlloc: Can't alloc AHCI CLP\n"));
}
}
#endif //USE_OWN_DMA
return;
} // end AtapiDmaAlloc()
BOOLEAN
NTAPI
AtapiDmaSetup(
IN PVOID HwDeviceExtension,
IN ULONG DeviceNumber,
IN ULONG lChannel, // logical channel,
IN PSCSI_REQUEST_BLOCK Srb,
IN PUCHAR data,
IN ULONG count /* bytes */
)
{
PHW_DEVICE_EXTENSION deviceExtension = (PHW_DEVICE_EXTENSION)HwDeviceExtension;
ULONG dma_count, dma_base, dma_baseu;
ULONG dma_count0, dma_base0;
ULONG i;
PHW_CHANNEL chan = &(deviceExtension->chan[lChannel]);
PATA_REQ AtaReq = (PATA_REQ)(Srb->SrbExtension);
BOOLEAN use_DB_IO = FALSE;
BOOLEAN use_AHCI = (deviceExtension->HwFlags & UNIATA_AHCI) ? TRUE : FALSE;
ULONG orig_count = count;
ULONG max_entries = use_AHCI ? ATA_AHCI_DMA_ENTRIES : ATA_DMA_ENTRIES;
//ULONG max_frag = use_AHCI ? (0x3fffff+1) : (4096); // DEBUG, replace 4096 for proper chipset-specific value
ULONG max_frag = deviceExtension->DmaSegmentLength;
ULONG seg_align = deviceExtension->DmaSegmentAlignmentMask;
if(AtaReq->dma_entries) {
AtaReq->Flags |= REQ_FLAG_DMA_OPERATION;
KdPrint2((PRINT_PREFIX "AtapiDmaSetup: already setup, %d entries\n", AtaReq->dma_entries));
return TRUE;
}
AtaReq->ata.dma_base = 0;
AtaReq->Flags &= ~REQ_FLAG_DMA_OPERATION;
KdPrint2((PRINT_PREFIX "AtapiDmaSetup: mode %#x, data %x, count %x, lCh %x, dev %x\n",
chan->lun[DeviceNumber]->TransferMode,
data, count, lChannel, DeviceNumber ));
if(chan->lun[DeviceNumber]->TransferMode < ATA_DMA) {
KdPrint2((PRINT_PREFIX "AtapiDmaSetup: Not DMA mode, assume this is just preparation\n" ));
//return FALSE;
}
//KdPrint2((PRINT_PREFIX " checkpoint 1\n" ));
if(!count) {
KdPrint2((PRINT_PREFIX "AtapiDmaSetup: count=0\n" ));
return FALSE;
}
//KdPrint2((PRINT_PREFIX " checkpoint 2\n" ));
if(count > deviceExtension->MaximumDmaTransferLength) {
KdPrint2((PRINT_PREFIX "AtapiDmaSetup: deviceExtension->MaximumDmaTransferLength > count\n" ));
return FALSE;
}
//KdPrint2((PRINT_PREFIX " checkpoint 3\n" ));
if((ULONG_PTR)data & deviceExtension->AlignmentMask) {
KdPrint2((PRINT_PREFIX "AtapiDmaSetup: unaligned data: %#x (%#x)\n", data, deviceExtension->AlignmentMask));
return FALSE;
}
//KdPrint2((PRINT_PREFIX " checkpoint 4\n" ));
if(use_AHCI) {
KdPrint2((PRINT_PREFIX " get Phys(AHCI_CMD=%x)\n", AtaReq->ahci.ahci_cmd_ptr ));
dma_base = AtapiVirtToPhysAddr(HwDeviceExtension, NULL, (PUCHAR)(AtaReq->ahci.ahci_cmd_ptr), &i, &dma_baseu);
AtaReq->ahci.ahci_base64 = 0; // clear before setup
} else {
KdPrint2((PRINT_PREFIX " get Phys(PRD=%x)\n", &(AtaReq->dma_tab) ));
dma_base = AtapiVirtToPhysAddr(HwDeviceExtension, NULL, (PUCHAR)&(AtaReq->dma_tab) /*chan->dma_tab*/, &i, &dma_baseu);
}
if(dma_baseu && i) {
KdPrint2((PRINT_PREFIX "AtapiDmaSetup: SRB built-in PRD above 4Gb: %8.8x%8.8x\n", dma_baseu, dma_base));
if(!deviceExtension->Host64) {
dma_base = chan->DB_PRD_PhAddr;
AtaReq->Flags |= REQ_FLAG_DMA_DBUF_PRD;
i = 1;
}
} else
if(!dma_base || !i || ((LONG)(dma_base) == -1)) {
KdPrint2((PRINT_PREFIX "AtapiDmaSetup: No BASE\n" ));
return FALSE;
}
AtaReq->ata.dma_base = dma_base; // aliased to AtaReq->ahci.ahci_base64
KdPrint2((PRINT_PREFIX " get Phys(data[0]=%x)\n", data ));
dma_base = AtapiVirtToPhysAddr(HwDeviceExtension, Srb, data, &dma_count, &dma_baseu);
if(dma_baseu && dma_count) {
KdPrint2((PRINT_PREFIX "AtapiDmaSetup: 1st block of buffer above 4Gb: %8.8x%8.8x cnt=%x\n", dma_baseu, dma_base, dma_count));
if(!deviceExtension->Host64) {
retry_DB_IO:
use_DB_IO = TRUE;
dma_base = chan->DB_IO_PhAddr;
data = (PUCHAR)(chan->DB_IO);
} else {
AtaReq->ahci.ahci_base64 = (ULONGLONG)dma_base | ((ULONGLONG)dma_baseu << 32);
}
} else
if(!dma_count || ((LONG)(dma_base) == -1)) {
KdPrint2((PRINT_PREFIX "AtapiDmaSetup: No 1st block\n" ));
//AtaReq->dma_base = NULL;
AtaReq->ahci.ahci_base64 = NULL;
return FALSE;
}
dma_count = min(count, (PAGE_SIZE - ((ULONG_PTR)data & PAGE_MASK)));
data += dma_count;
count -= dma_count;
i = 0;
dma_count0 = dma_count;
dma_base0 = dma_base;
while (count) {
/* KdPrint2((PRINT_PREFIX " segments %#x+%#x == %#x && %#x+%#x <= %#x\n",
dma_base0, dma_count0, dma_base,
dma_count0, dma_count, max_frag));*/
if(dma_base0+dma_count0 == dma_base &&
dma_count0+dma_count <= max_frag) {
// 'i' should be always > 0 here
// for BM we cannot cross 64k boundary
if(dma_base & seg_align) {
//KdPrint2((PRINT_PREFIX " merge segments\n" ));
ASSERT(i);
//BrutePoint();
i--;
dma_base = dma_base0;
dma_count += dma_count0;
}
}
if(use_AHCI) {
AtaReq->ahci.ahci_cmd_ptr->prd_tab[i].base = dma_base;
AtaReq->ahci.ahci_cmd_ptr->prd_tab[i].baseu = dma_baseu;
AtaReq->ahci.ahci_cmd_ptr->prd_tab[i].Reserved1 = 0;
*((PULONG)&(AtaReq->ahci.ahci_cmd_ptr->prd_tab[i].DBC_ULONG)) = ((dma_count-1) & 0x3fffff);
/* AtaReq->ahci.ahci_cmd_ptr->prd_tab[i].Reserved2 = 0;
AtaReq->ahci.ahci_cmd_ptr->prd_tab[i].I = 0;*/
KdPrint2((PRINT_PREFIX " ph data[%d]=%x:%x (%x)\n", i, dma_baseu, dma_base, AtaReq->ahci.ahci_cmd_ptr->prd_tab[i].DBC));
} else {
AtaReq->dma_tab[i].base = dma_base;
AtaReq->dma_tab[i].count = (dma_count & 0xffff);
}
dma_count0 = dma_count;
dma_base0 = dma_base;
i++;
if (i >= max_entries) {
KdPrint2((PRINT_PREFIX "too many segments in DMA table\n" ));
//AtaReq->dma_base = NULL;
AtaReq->ahci.ahci_base64 = NULL;
return FALSE;
}
KdPrint2((PRINT_PREFIX " get Phys(data[n=%d+%x]=%x)\n", i, dma_count0, data ));
dma_base = AtapiVirtToPhysAddr(HwDeviceExtension, Srb, data, &dma_count, &dma_baseu);
if(dma_baseu && dma_count) {
KdPrint2((PRINT_PREFIX "AtapiDmaSetup: block of buffer above 4Gb: %8.8x%8.8x, cnt=%x\n", dma_baseu, dma_base, dma_count));
if(!deviceExtension->Host64) {
if(use_DB_IO) {
KdPrint2((PRINT_PREFIX "AtapiDmaSetup: *ERROR* special buffer above 4Gb: %8.8x%8.8x\n", dma_baseu, dma_base));
return FALSE;
}
count = orig_count;
goto retry_DB_IO;
}
} else
if(!dma_count || !dma_base || ((LONG)(dma_base) == -1)) {
//AtaReq->dma_base = NULL;
AtaReq->ahci.ahci_base64 = 0;
KdPrint2((PRINT_PREFIX "AtapiDmaSetup: No NEXT block\n" ));
return FALSE;
}
dma_count = min(count, PAGE_SIZE);
data += min(count, PAGE_SIZE);
count -= min(count, PAGE_SIZE);
}
KdPrint2((PRINT_PREFIX " set TERM\n" ));
/* KdPrint2((PRINT_PREFIX " segments %#x+%#x == %#x && #x+%#x <= %#x\n",
dma_base0, dma_count0, dma_base,
dma_count0, dma_count, max_frag));*/
if(dma_base0+dma_count0 == dma_base &&
dma_count0+dma_count <= max_frag) {
// 'i' should be always > 0 here
if(dma_base & seg_align) {
//KdPrint2((PRINT_PREFIX " merge segments\n" ));
//BrutePoint();
ASSERT(i);
i--;
dma_base = dma_base0;
dma_count += dma_count0;
}
}
if(use_AHCI) {
AtaReq->ahci.ahci_cmd_ptr->prd_tab[i].base = dma_base;
AtaReq->ahci.ahci_cmd_ptr->prd_tab[i].baseu = dma_baseu;
AtaReq->ahci.ahci_cmd_ptr->prd_tab[i].Reserved1 = 0;
//AtaReq->ahci.ahci_cmd_ptr->prd_tab[i].DBC = ((dma_count-1) & 0x3fffff);
//AtaReq->ahci.ahci_cmd_ptr->prd_tab[i].Reserved2 = 0;
*((PULONG)&(AtaReq->ahci.ahci_cmd_ptr->prd_tab[i].DBC_ULONG)) = ((dma_count-1) & 0x3fffff);
//AtaReq->ahci.ahci_cmd_ptr->prd_tab[i].I = 1; // interrupt when ready
KdPrint2((PRINT_PREFIX " ph data[%d]=%x:%x (%x)\n", i, dma_baseu, dma_base, AtaReq->ahci.ahci_cmd_ptr->prd_tab[i].DBC));
if(((ULONG_PTR)&(AtaReq->ahci.ahci_cmd_ptr->prd_tab) & ~PAGE_MASK) != ((ULONG_PTR)&(AtaReq->ahci.ahci_cmd_ptr->prd_tab[i]) & ~PAGE_MASK)) {
KdPrint2((PRINT_PREFIX "PRD table crosses page boundary! %x vs %x\n",
&AtaReq->ahci.ahci_cmd_ptr->prd_tab, &(AtaReq->ahci.ahci_cmd_ptr->prd_tab[i]) ));
//AtaReq->Flags |= REQ_FLAG_DMA_DBUF_PRD;
}
} else {
AtaReq->dma_tab[i].base = dma_base;
AtaReq->dma_tab[i].count = (dma_count & 0xffff) | ATA_DMA_EOT;
if(((ULONG_PTR)&(AtaReq->dma_tab) & ~PAGE_MASK) != ((ULONG_PTR)&(AtaReq->dma_tab[i]) & ~PAGE_MASK)) {
KdPrint2((PRINT_PREFIX "DMA table crosses page boundary! %x vs %x\n",
&AtaReq->dma_tab, &(AtaReq->dma_tab[i]) ));
//AtaReq->Flags |= REQ_FLAG_DMA_DBUF_PRD;
}
}
AtaReq->dma_entries = i+1;
if(use_DB_IO) {
AtaReq->Flags |= REQ_FLAG_DMA_DBUF;
}
AtaReq->Flags |= REQ_FLAG_DMA_OPERATION;
KdPrint2((PRINT_PREFIX "AtapiDmaSetup: OK\n" ));
return TRUE;
} // end AtapiDmaSetup()
BOOLEAN
NTAPI
AtapiDmaPioSync(
PVOID HwDeviceExtension,
PSCSI_REQUEST_BLOCK Srb,
PUCHAR data,
ULONG count
)
{
#ifndef USE_OWN_DMA
PHW_DEVICE_EXTENSION deviceExtension = (PHW_DEVICE_EXTENSION)HwDeviceExtension;
ULONG dma_base;
PUCHAR DmaBuffer;
ULONG dma_count;
ULONG len;
PATA_REQ AtaReq;
// This must never be called after DMA operation !!!
KdPrint2((PRINT_PREFIX "AtapiDmaPioSync: data %#x, len %#x\n", data, count));
if(!Srb) {
KdPrint2((PRINT_PREFIX "AtapiDmaPioSync: !Srb\n" ));
return FALSE;
}
AtaReq = (PATA_REQ)(Srb->SrbExtension);
// do nothing on PCI (This can be changed. We cannot guarantee,
// that CommonBuffer will always point to User's buffer,
// however, this usually happens on PCI-32)
if(deviceExtension->OrigAdapterInterfaceType == PCIBus) {
return TRUE;
}
// do nothing for DMA
if(AtaReq->Flags & REQ_FLAG_DMA_OPERATION) {
return TRUE;
}
if(!data) {
KdPrint2((PRINT_PREFIX "AtapiDmaPioSync: !data\n" ));
return FALSE;
}
while(count) {
dma_base = AtapiVirtToPhysAddr(HwDeviceExtension, Srb, data, &dma_count);
if(!dma_base) {
KdPrint2((PRINT_PREFIX "AtapiDmaPioSync: !dma_base for data %#x\n", data));
return FALSE;
}
DmaBuffer = (PUCHAR)ScsiPortGetVirtualAddress(HwDeviceExtension,
ScsiPortConvertUlongToPhysicalAddress(dma_base));
if(!DmaBuffer) {
KdPrint2((PRINT_PREFIX "AtapiDmaPioSync: !DmaBuffer for dma_base %#x\n", dma_base));
return FALSE;
}
len = min(dma_count, count);
memcpy(DmaBuffer, data, len);
count -= len;
data += len;
}
#endif //USE_OWN_DMA
return TRUE;
} // end AtapiDmaPioSync()
BOOLEAN
NTAPI
AtapiDmaDBSync(
PHW_CHANNEL chan,
PSCSI_REQUEST_BLOCK Srb
)
{
PATA_REQ AtaReq;
AtaReq = (PATA_REQ)(Srb->SrbExtension);
if((Srb->SrbFlags & SRB_FLAGS_DATA_IN) &&
(AtaReq->Flags & REQ_FLAG_DMA_DBUF)) {
KdPrint2((PRINT_PREFIX " AtapiDmaDBSync is issued.\n"));
ASSERT(FALSE);
KdPrint2((PRINT_PREFIX " DBUF (Read)\n"));
RtlCopyMemory(AtaReq->DataBuffer, chan->DB_IO,
Srb->DataTransferLength);
}
return TRUE;
} // end AtapiDmaDBSync()
BOOLEAN
NTAPI
AtapiDmaDBPreSync(
IN PVOID HwDeviceExtension,
PHW_CHANNEL chan,
PSCSI_REQUEST_BLOCK Srb
)
{
PHW_DEVICE_EXTENSION deviceExtension = (PHW_DEVICE_EXTENSION)HwDeviceExtension;
PATA_REQ AtaReq = (PATA_REQ)(Srb->SrbExtension);
if(!AtaReq->ata.dma_base) {
KdPrint2((PRINT_PREFIX "AtapiDmaDBPreSync: *** !AtaReq->ata.dma_base\n"));
return FALSE;
}
// GetStatus(chan, statusByte2);
if(AtaReq->Flags & REQ_FLAG_DMA_DBUF_PRD) {
KdPrint2((PRINT_PREFIX " DBUF_PRD\n"));
ASSERT(FALSE);
if(deviceExtension->HwFlags & UNIATA_AHCI) {
RtlCopyMemory(chan->DB_PRD, AtaReq->ahci.ahci_cmd_ptr, sizeof(AtaReq->ahci_cmd0));
} else {
RtlCopyMemory(chan->DB_PRD, &(AtaReq->dma_tab), sizeof(AtaReq->dma_tab));
}
}
if(!(Srb->SrbFlags & SRB_FLAGS_DATA_IN) &&
(AtaReq->Flags & REQ_FLAG_DMA_DBUF)) {
KdPrint2((PRINT_PREFIX " DBUF (Write)\n"));
ASSERT(FALSE);
RtlCopyMemory(chan->DB_IO, AtaReq->DataBuffer,
Srb->DataTransferLength);
}
return TRUE;
} // end AtapiDmaDBPreSync()
VOID
NTAPI
AtapiDmaStart(
IN PVOID HwDeviceExtension,
IN ULONG DeviceNumber,
IN ULONG lChannel, // logical channel,
IN PSCSI_REQUEST_BLOCK Srb
)
{
PHW_DEVICE_EXTENSION deviceExtension = (PHW_DEVICE_EXTENSION)HwDeviceExtension;
//PIDE_BUSMASTER_REGISTERS BaseIoAddressBM = deviceExtension->BaseIoAddressBM[lChannel];
PATA_REQ AtaReq = (PATA_REQ)(Srb->SrbExtension);
PHW_CHANNEL chan = &deviceExtension->chan[lChannel];
ULONG VendorID = deviceExtension->DevID & 0xffff;
ULONG ChipType = deviceExtension->HwFlags & CHIPTYPE_MASK;
// UCHAR statusByte2;
/*
GetStatus(chan, statusByte2);
KdPrint2((PRINT_PREFIX "AtapiDmaStart: %s on %#x:%#x\n",
(Srb->SrbFlags & SRB_FLAGS_DATA_IN) ? "read" : "write",
lChannel, DeviceNumber ));
*/
if(!AtaReq->ata.dma_base) {
KdPrint2((PRINT_PREFIX "AtapiDmaStart: *** !AtaReq->ata.dma_base\n"));
return;
}
KdPrint2((PRINT_PREFIX "AtapiDmaStart: lchan=%d\n", lChannel));
/*
// GetStatus(chan, statusByte2);
if(AtaReq->Flags & REQ_FLAG_DMA_DBUF_PRD) {
KdPrint2((PRINT_PREFIX " DBUF_PRD\n"));
ASSERT(FALSE);
if(deviceExtension->HwFlags & UNIATA_AHCI) {
RtlCopyMemory(chan->DB_PRD, AtaReq->ahci.ahci_cmd_ptr, sizeof(AtaReq->ahci_cmd0));
} else {
RtlCopyMemory(chan->DB_PRD, &(AtaReq->dma_tab), sizeof(AtaReq->dma_tab));
}
}
if(!(Srb->SrbFlags & SRB_FLAGS_DATA_IN) &&
(AtaReq->Flags & REQ_FLAG_DMA_DBUF)) {
KdPrint2((PRINT_PREFIX " DBUF (Write)\n"));
ASSERT(FALSE);
RtlCopyMemory(chan->DB_IO, AtaReq->DataBuffer,
Srb->DataTransferLength);
}
*/
// set flag
chan->ChannelCtrlFlags |= CTRFLAGS_DMA_ACTIVE;
switch(VendorID) {
case ATA_PROMISE_ID:
if(ChipType == PRNEW) {
ULONG Channel = deviceExtension->Channel + lChannel;
if(chan->ChannelCtrlFlags & CTRFLAGS_LBA48) {
AtapiWritePortEx4(chan, (ULONGIO_PTR)(&deviceExtension->BaseIoAddressBM_0),(Channel ? 0x24 : 0x20),
((Srb->SrbFlags & SRB_FLAGS_DATA_IN) ? 0x05000000 : 0x06000000) | (Srb->DataTransferLength >> 1)
);
}
/*
} else
if(deviceExtension->MemIo) {
// begin transaction
AtapiWritePort4(chan,
IDX_BM_Command,
(AtapiReadPort4(chan,
IDX_BM_Command) & ~0x000000c0) |
((Srb->SrbFlags & SRB_FLAGS_DATA_IN) ? 0x00000080 : 0x000000c0) );
return;
*/
}
break;
}
// set pointer to Pointer Table
AtapiWritePort4(chan, IDX_BM_PRD_Table,
AtaReq->ata.dma_base
);
// set transfer direction
AtapiWritePort1(chan, IDX_BM_Command,
(Srb->SrbFlags & SRB_FLAGS_DATA_IN) ? BM_COMMAND_READ : BM_COMMAND_WRITE);
// clear Error & Intr bits (writeing 1 clears bits)
// set DMA capability bit
AtapiWritePort1(chan, IDX_BM_Status,
AtapiReadPort1(chan, IDX_BM_Status) |
(BM_STATUS_INTR | BM_STATUS_ERR) /*|
(DeviceNumber ? BM_STATUS_DRIVE_1_DMA : BM_STATUS_DRIVE_0_DMA)*/);
// begin transaction
AtapiWritePort1(chan, IDX_BM_Command,
AtapiReadPort1(chan, IDX_BM_Command) |
BM_COMMAND_START_STOP);
return;
} // end AtapiDmaStart()
UCHAR
NTAPI
AtapiDmaDone(
IN PVOID HwDeviceExtension,
IN ULONG DeviceNumber,
IN ULONG lChannel, // logical channel,
IN PSCSI_REQUEST_BLOCK Srb
)
{
PHW_DEVICE_EXTENSION deviceExtension = (PHW_DEVICE_EXTENSION)HwDeviceExtension;
//PIDE_BUSMASTER_REGISTERS BaseIoAddressBM = deviceExtension->BaseIoAddressBM[lChannel];
PHW_CHANNEL chan = &deviceExtension->chan[lChannel];
UCHAR dma_status;
ULONG VendorID = deviceExtension->DevID & 0xffff;
ULONG ChipType = deviceExtension->HwFlags & CHIPTYPE_MASK;
KdPrint2((PRINT_PREFIX "AtapiDmaDone: dev %d\n", DeviceNumber));
if(deviceExtension->HwFlags & UNIATA_AHCI) {
KdPrint2((PRINT_PREFIX " ACHTUNG! should not be called for AHCI!\n"));
return IDE_STATUS_WRONG;
}
switch(VendorID) {
case ATA_PROMISE_ID:
if(ChipType == PRNEW) {
ULONG Channel = deviceExtension->Channel + lChannel;
/*
AtapiWritePortEx1(chan, (ULONGIO_PTR)(&deviceExtension->BaseIoAddressBM_0),0x11,
AtapiReadPortEx1(chan, (ULONGIO_PTR)(&deviceExtension->BaseIoAddressBM_0),0x11) &
~(Channel ? 0x08 : 0x02));
*/
if(chan->ChannelCtrlFlags & CTRFLAGS_LBA48) {
AtapiWritePortEx4(chan, (ULONGIO_PTR)(&deviceExtension->BaseIoAddressBM_0),(Channel ? 0x24 : 0x20),
0
);
}
/*
} else
if(deviceExtension->MemIo) {
// end transaction
AtapiWritePort4(chan,
IDX_BM_Command,
(AtapiReadPort4(chan,
IDX_BM_Command) & ~0x00000080) );
// clear flag
chan->ChannelCtrlFlags &= ~CTRFLAGS_DMA_ACTIVE;
return 0;
*/
}
break;
}
// get status
dma_status = AtapiReadPort1(chan, IDX_BM_Status) & BM_STATUS_MASK;
// end transaction
AtapiWritePort1(chan, IDX_BM_Command,
AtapiReadPort1(chan, IDX_BM_Command) &
~BM_COMMAND_START_STOP);
// clear interrupt and error status
AtapiWritePort1(chan, IDX_BM_Status, BM_STATUS_ERR | BM_STATUS_INTR);
// clear flag
chan->ChannelCtrlFlags &= ~CTRFLAGS_DMA_ACTIVE;
return dma_status;
} // end AtapiDmaDone()
VOID
NTAPI
AtapiDmaReinit(
IN PHW_DEVICE_EXTENSION deviceExtension,
IN PHW_LU_EXTENSION LunExt,
IN PATA_REQ AtaReq
)
{
SCHAR apiomode;
if((deviceExtension->HwFlags & UNIATA_AHCI) &&
!(LunExt->DeviceFlags & DFLAGS_ATAPI_DEVICE)) {
// skip unnecessary checks
KdPrint2((PRINT_PREFIX "AtapiDmaReinit: ahci, nothing to do for HDD\n"));
return;
}
apiomode = (CHAR)AtaPioMode(&(LunExt->IdentifyData));
if(!(AtaReq->Flags & REQ_FLAG_DMA_OPERATION)) {
KdPrint2((PRINT_PREFIX
"AtapiDmaReinit: !(AtaReq->Flags & REQ_FLAG_DMA_OPERATION), fall to PIO on Device %d\n", LunExt->Lun));
goto limit_pio;
}
if(deviceExtension->HwFlags & UNIATA_AHCI) {
if(!AtaReq->ahci.ahci_base64) {
KdPrint2((PRINT_PREFIX
"AtapiDmaReinit: no AHCI PRD, fatal on Device %d\n", LunExt->Lun));
goto exit;
}
} else
if(!AtaReq->ata.dma_base) {
KdPrint2((PRINT_PREFIX
"AtapiDmaReinit: no PRD, fall to PIO on Device %d\n", LunExt->Lun));
goto limit_pio;
}
if((deviceExtension->HbaCtrlFlags & HBAFLAGS_DMA_DISABLED_LBA48) &&
(AtaReq->lba >= (LONGLONG)ATA_MAX_LBA28) &&
(LunExt->TransferMode > ATA_PIO5) ) {
KdPrint2((PRINT_PREFIX
"AtapiDmaReinit: FORCE_DOWNRATE on Device %d for LBA48\n", LunExt->Lun));
goto limit_lba48;
}
if(AtaReq->Flags & REQ_FLAG_FORCE_DOWNRATE) {
KdPrint2((PRINT_PREFIX
"AtapiDmaReinit: FORCE_DOWNRATE on Device %d\n", LunExt->Lun));
if(AtaReq->lba >= (LONGLONG)ATA_MAX_LBA28) {
limit_lba48:
LunExt->DeviceFlags |= REQ_FLAG_FORCE_DOWNRATE_LBA48;
limit_pio:
// do not make extra work if we already use PIO
if(/*LunExt->TransferMode >= ATA_DMA*/
(LunExt->TransferMode > ATA_PIO5) && (LunExt->TransferMode != ATA_PIO0+apiomode)
) {
KdPrint2((PRINT_PREFIX
"AtapiDmaReinit: set PIO mode on Device %d (%x -> %x)\n", LunExt->Lun, LunExt->TransferMode, ATA_PIO0+apiomode));
AtapiDmaInit(deviceExtension, LunExt->Lun, LunExt->chan->lChannel,
apiomode,
-1,
-1 );
} else
if(LunExt->LimitedTransferMode < LunExt->TransferMode) {
KdPrint2((PRINT_PREFIX
"AtapiDmaReinit: set PIO mode on Device %d (%x -> %x) (2)\n", LunExt->Lun, LunExt->TransferMode, LunExt->LimitedTransferMode));
AtapiDmaInit(deviceExtension, LunExt->Lun, LunExt->chan->lChannel,
LunExt->LimitedTransferMode-ATA_PIO0,
-1,
-1 );
}
} else {
KdPrint2((PRINT_PREFIX
"AtapiDmaReinit: set MAX mode on Device %d\n", LunExt->Lun));
AtapiDmaInit(deviceExtension, LunExt->Lun, LunExt->chan->lChannel,
apiomode,
min( retry_Wdma[AtaReq->retry],
(CHAR)AtaWmode(&(LunExt->IdentifyData)) ),
min( retry_Udma[AtaReq->retry],
(CHAR)AtaUmode(&(LunExt->IdentifyData)) ) );
}
// LunExt->DeviceFlags &= ~DFLAGS_FORCE_DOWNRATE;
} else
if(/*!(LunExt->DeviceFlags & DFLAGS_FORCE_DOWNRATE) &&*/
(LunExt->LimitedTransferMode >
LunExt->TransferMode) ||
(LunExt->DeviceFlags & DFLAGS_REINIT_DMA) ||
((deviceExtension->HwFlags & UNIATA_CHAN_TIMINGS) && ((ULONG)LunExt->Lun != LunExt->chan->last_cdev))) {
// restore IO mode
KdPrint2((PRINT_PREFIX
"AtapiDmaReinit: restore IO mode on Device %d, last dev %d\n", LunExt->Lun, LunExt->chan->last_cdev));
AtapiDmaInit__(deviceExtension, LunExt);
} else {
KdPrint2((PRINT_PREFIX
"AtapiDmaReinit: LimitedTransferMode == TransferMode = %x (%x), Device %d, last dev %d\n", LunExt->TransferMode, LunExt->DeviceFlags, LunExt->Lun, LunExt->chan->last_cdev));
}
exit:
return;
} // end AtapiDmaReinit()
VOID
NTAPI
AtapiDmaInit__(
IN PHW_DEVICE_EXTENSION deviceExtension,
IN PHW_LU_EXTENSION LunExt
)
{
if(LunExt->IdentifyData.SupportDma ||
(LunExt->IdentifyData.AtapiDMA.DMASupport && (LunExt->DeviceFlags & DFLAGS_ATAPI_DEVICE))) {
KdPrint2((PRINT_PREFIX
"AtapiDmaInit__: Set (U)DMA on Device %d\n", LunExt->Lun));
/* for(i=AtaUmode(&(LunExt->IdentifyData)); i>=0; i--) {
AtapiDmaInit(deviceExtension, ldev & 1, ldev >> 1,
(CHAR)AtaPioMode(&(LunExt->IdentifyData)),
(CHAR)AtaWmode(&(LunExt->IdentifyData)),
UDMA_MODE0+(CHAR)i );
}
for(i=AtaWmode(&(LunExt->IdentifyData)); i>=0; i--) {
AtapiDmaInit(deviceExtension, ldev & 1, ldev >> 1,
(CHAR)AtaPioMode(&(LunExt->IdentifyData)),
(CHAR)AtaWmode(&(LunExt->IdentifyData)),
UDMA_MODE0+(CHAR)i );
}*/
AtapiDmaInit(deviceExtension, LunExt->Lun, LunExt->chan->lChannel,
(CHAR)AtaPioMode(&(LunExt->IdentifyData)),
(CHAR)AtaWmode(&(LunExt->IdentifyData)),
(CHAR)AtaUmode(&(LunExt->IdentifyData)) );
} else {
KdPrint2((PRINT_PREFIX
"AtapiDmaInit__: Set PIO on Device %d\n", LunExt->Lun));
AtapiDmaInit(deviceExtension, LunExt->Lun, LunExt->chan->lChannel,
(CHAR)AtaPioMode(&(LunExt->IdentifyData)), -1, -1);
}
} // end AtapiDmaInit__()
BOOLEAN
NTAPI
AtaSetTransferMode(
IN PHW_DEVICE_EXTENSION deviceExtension,
IN ULONG DeviceNumber,
IN ULONG lChannel, // logical channel,
IN PHW_LU_EXTENSION LunExt,
IN ULONG mode
)
{
KdPrint3((PRINT_PREFIX
"AtaSetTransferMode: Set %#x on Device %d/%d\n", mode, lChannel, DeviceNumber));
LONG statusByte = 0;
CHAR apiomode;
BOOLEAN disable_intr = (deviceExtension->HwFlags & UNIATA_AHCI) || (CPU_num>1);
/*
if(deviceExtension->HwFlags & UNIATA_SATA) {
// experimental do nothing, see ROS BUG-9119, v0.46a1
statusByte = IDE_STATUS_IDLE;
} else */
if(LunExt->DeviceFlags & DFLAGS_MANUAL_CHS) {
statusByte = mode <= ATA_PIO2 ? IDE_STATUS_IDLE : IDE_STATUS_ERROR;
} else {
UCHAR umode;
if(disable_intr) {
AtapiDisableInterrupts(deviceExtension, lChannel);
}
if(mode > ATA_UDMA6) {
// for SATA, it doesn't have option to set transfer rate
// We need this just to switch between PIO and DMA modes
// Devices may support only some lower transfer rates (e.g. UDMA0-4)
umode = min((UCHAR)AtaUmode(&(LunExt->IdentifyData)), 6);
umode += ATA_UDMA0;
} else {
umode = (UCHAR)mode;
}
statusByte = AtaCommand(deviceExtension, DeviceNumber, lChannel,
IDE_COMMAND_SET_FEATURES, 0, 0, 0,
(UCHAR)umode, ATA_C_F_SETXFER, ATA_WAIT_BASE_READY);
if(disable_intr) {
AtapiEnableInterrupts(deviceExtension, lChannel);
}
}
if(statusByte & IDE_STATUS_ERROR) {
KdPrint3((PRINT_PREFIX " wait ready after error\n"));
if(LunExt->DeviceFlags & DFLAGS_ATAPI_DEVICE) {
AtapiStallExecution(10);
} else {
AtapiStallExecution(100);
}
apiomode = (CHAR)AtaPioMode(&(LunExt->IdentifyData));
if( (apiomode > 0) &&
((CHAR)AtaWmode(&(LunExt->IdentifyData)) > 0) &&
((CHAR)AtaUmode(&(LunExt->IdentifyData)) > 0)
) {
return FALSE;
}
if(mode > ATA_PIO2) {
return FALSE;
}
KdPrint3((PRINT_PREFIX " assume that drive doesn't support mode swithing using PIO%d\n", apiomode));
mode = ATA_PIO0 + apiomode;
}
// SATA sets actual transfer rate in LunExt on init.
// There is no run-time SATA rate adjustment yet.
// On the other hand, we may turn SATA device in PIO mode
LunExt->TransferMode = (UCHAR)mode;
if(deviceExtension->HwFlags & UNIATA_SATA) {
if(mode < ATA_SA150) {
LunExt->PhyTransferMode = max(LunExt->PhyTransferMode, LunExt->TransferMode);
} else {
LunExt->PhyTransferMode = LunExt->TransferMode;
}
} else {
if(LunExt->DeviceFlags & DFLAGS_ATAPI_DEVICE) {
LunExt->PhyTransferMode = max(LunExt->LimitedTransferMode, LunExt->TransferMode);
} else {
LunExt->PhyTransferMode = LunExt->TransferMode;
}
}
return TRUE;
} // end AtaSetTransferMode()
VOID
NTAPI
AtapiDmaInit(
IN PVOID HwDeviceExtension,
IN ULONG DeviceNumber,
IN ULONG lChannel, // logical channel,
// is always 0 except simplex-only controllers
IN SCHAR apiomode,
IN SCHAR wdmamode,
IN SCHAR udmamode
)
{
PHW_DEVICE_EXTENSION deviceExtension = (PHW_DEVICE_EXTENSION)HwDeviceExtension;
ULONG Channel = deviceExtension->Channel + lChannel;
PHW_CHANNEL chan = &deviceExtension->chan[lChannel];
//LONG statusByte = 0;
ULONG dev = Channel*2 + DeviceNumber; // for non-SATA/AHCI only!
//ULONG ldev = lChannel*2 + DeviceNumber; // for non-SATA/AHCI only!
BOOLEAN isAtapi = ATAPI_DEVICE(chan, DeviceNumber);
ULONG slotNumber = deviceExtension->slotNumber;
ULONG SystemIoBusNumber = deviceExtension->SystemIoBusNumber;
LONG i;
PHW_LU_EXTENSION LunExt = chan->lun[DeviceNumber];
UCHAR ModeByte;
ULONG VendorID = deviceExtension->DevID & 0xffff;
//ULONG DeviceID = (deviceExtension->DevID >> 16) & 0xffff;
//ULONG RevID = deviceExtension->RevID;
ULONG ChipType = deviceExtension->HwFlags & CHIPTYPE_MASK;
ULONG ChipFlags = deviceExtension->HwFlags & CHIPFLAG_MASK;
LONG statusByte = 0;
//UCHAR *reg_val = NULL;
LunExt->DeviceFlags &= ~DFLAGS_REINIT_DMA;
/* set our most pessimistic default mode */
LunExt->TransferMode = ATA_PIO;
// if(!deviceExtension->BaseIoAddressBM[lChannel]) {
if(!deviceExtension->BusMaster) {
KdPrint2((PRINT_PREFIX " !deviceExtension->BusMaster: NO DMA\n"));
wdmamode = udmamode = -1;
}
// Limit transfer mode (controller limitation)
if((LONG)chan->MaxTransferMode >= ATA_UDMA) {
KdPrint2((PRINT_PREFIX "AtapiDmaInit: chan->MaxTransferMode >= ATA_UDMA\n"));
udmamode = min( udmamode, (CHAR)(chan->MaxTransferMode - ATA_UDMA));
} else
if((LONG)chan->MaxTransferMode >= ATA_WDMA) {
KdPrint2((PRINT_PREFIX "AtapiDmaInit: chan->MaxTransferMode >= ATA_WDMA\n"));
udmamode = -1;
wdmamode = min( wdmamode, (CHAR)(chan->MaxTransferMode - ATA_WDMA));
} else
if((LONG)chan->MaxTransferMode >= ATA_PIO0) {
KdPrint2((PRINT_PREFIX "AtapiDmaInit: NO DMA\n"));
wdmamode = udmamode = -1;
apiomode = min( apiomode, (CHAR)(chan->MaxTransferMode - ATA_PIO0));
} else {
KdPrint2((PRINT_PREFIX "AtapiDmaInit: PIO0\n"));
wdmamode = udmamode = -1;
apiomode = 0;
}
// Limit transfer mode (device limitation)
KdPrint2((PRINT_PREFIX "AtapiDmaInit: LunExt->LimitedTransferMode %#x\n", LunExt->LimitedTransferMode));
if((LONG)LunExt->LimitedTransferMode >= ATA_UDMA) {
KdPrint2((PRINT_PREFIX "AtapiDmaInit: LunExt->MaxTransferMode >= ATA_UDMA => %#x\n",
min( udmamode, (CHAR)(LunExt->LimitedTransferMode - ATA_UDMA))
));
udmamode = min( udmamode, (CHAR)(LunExt->LimitedTransferMode - ATA_UDMA));
} else
if((LONG)LunExt->LimitedTransferMode >= ATA_WDMA) {
KdPrint2((PRINT_PREFIX "AtapiDmaInit: LunExt->MaxTransferMode >= ATA_WDMA => %#x\n",
min( wdmamode, (CHAR)(LunExt->LimitedTransferMode - ATA_WDMA))
));
udmamode = -1;
wdmamode = min( wdmamode, (CHAR)(LunExt->LimitedTransferMode - ATA_WDMA));
} else
if((LONG)LunExt->LimitedTransferMode >= ATA_PIO0) {
KdPrint2((PRINT_PREFIX "AtapiDmaInit: lun NO DMA\n"));
wdmamode = udmamode = -1;
apiomode = min( apiomode, (CHAR)(LunExt->LimitedTransferMode - ATA_PIO0));
} else {
KdPrint2((PRINT_PREFIX "AtapiDmaInit: lun PIO0\n"));
wdmamode = udmamode = -1;
apiomode = 0;
}
//if(!(ChipFlags & UNIATA_AHCI)) {
// this is necessary for future PM support
SelectDrive(chan, DeviceNumber);
GetStatus(chan, statusByte);
// we can see here IDE_STATUS_ERROR status after previous operation
if(statusByte & IDE_STATUS_ERROR) {
KdPrint2((PRINT_PREFIX "IDE_STATUS_ERROR detected on entry, statusByte = %#x\n", statusByte));
//GetBaseStatus(chan, statusByte);
}
if(statusByte && UniataIsIdle(deviceExtension, statusByte & ~IDE_STATUS_ERROR) != IDE_STATUS_IDLE) {
KdPrint2((PRINT_PREFIX "Can't setup transfer mode: statusByte = %#x\n", statusByte));
return;
}
//}
chan->last_cdev = DeviceNumber;
if(UniataIsSATARangeAvailable(deviceExtension, lChannel) ||
(ChipFlags & UNIATA_AHCI) || (chan->MaxTransferMode >= ATA_SA150)
) {
//if(ChipFlags & (UNIATA_SATA | UNIATA_AHCI)) {
/****************/
/* SATA Generic */
/****************/
KdPrint2((PRINT_PREFIX "SATA Generic\n"));
if((udmamode >= 5) || (ChipFlags & UNIATA_AHCI) || ((udmamode >= 0) && (chan->MaxTransferMode >= ATA_SA150))) {
/* some drives report UDMA6, some UDMA5 */
/* ATAPI may not have SataCapabilities set in IDENTIFY DATA */
if(ata_is_sata(&(LunExt->IdentifyData))) {
//udmamode = min(udmamode, 6);
KdPrint2((PRINT_PREFIX "LunExt->LimitedTransferMode %x, LunExt->OrigTransferMode %x\n",
LunExt->LimitedTransferMode, LunExt->OrigTransferMode));
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, min(LunExt->LimitedTransferMode, LunExt->OrigTransferMode))) {
return;
}
udmamode = min(udmamode, 6);
} else {
KdPrint2((PRINT_PREFIX "SATA -> PATA adapter ?\n"));
if (udmamode > 2 && (!LunExt->IdentifyData.HwResCableId && (LunExt->IdentifyData.HwResValid == IDENTIFY_CABLE_ID_VALID) )) {
KdPrint2((PRINT_PREFIX "AtapiDmaInit: DMA limited to UDMA33, non-ATA66 compliant cable\n"));
udmamode = 2;
apiomode = min( apiomode, (CHAR)(LunExt->LimitedTransferMode - ATA_PIO0));
} else {
udmamode = min(udmamode, 6);
}
}
}
if(udmamode >= 0) {
ModeByte = ATA_UDMA0 + udmamode;
} else
if(wdmamode >= 0) {
ModeByte = ATA_WDMA0 + wdmamode;
} else
if(apiomode >= 0) {
ModeByte = ATA_PIO0 + apiomode;
} else {
ModeByte = ATA_PIO;
}
AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ModeByte);
return;
}
if(deviceExtension->UnknownDev) {
KdPrint2((PRINT_PREFIX "Unknown chip, omit Vendor/Dev checks\n"));
goto try_generic_dma;
}
if(udmamode > 2 && (!LunExt->IdentifyData.HwResCableId && (LunExt->IdentifyData.HwResValid == IDENTIFY_CABLE_ID_VALID)) ) {
if(ata_is_sata(&(LunExt->IdentifyData))) {
KdPrint2((PRINT_PREFIX "AtapiDmaInit: SATA beyond adapter or Controller compat mode\n"));
} else {
KdPrint2((PRINT_PREFIX "AtapiDmaInit: DMA limited to UDMA33, non-ATA66 compliant cable\n"));
udmamode = 2;
apiomode = min( apiomode, (CHAR)(LunExt->LimitedTransferMode - ATA_PIO));
}
}
KdPrint2((PRINT_PREFIX "Setup chip a:w:u=%d:%d:%d\n",
apiomode,
wdmamode,
udmamode));
switch(VendorID) {
case ATA_ACARD_ID: {
/*********/
/* Acard */
/*********/
static const USHORT reg4a = 0xa6;
UCHAR reg = 0x40 + (UCHAR)dev;
if(ChipType == ATPOLD) {
/* Old Acard 850 */
static const USHORT reg4x2 = 0x0301;
for(i=udmamode; i>=0; i--) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_UDMA + i)) {
set_old_acard:
ChangePciConfig1(0x54, a | (0x01 << dev) | ((i+1) << (dev*2)));
SetPciConfig1(0x4a, reg4a);
SetPciConfig2(reg, reg4x2);
return;
}
}
if (wdmamode >= 2 && apiomode >= 4) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_WDMA2)) {
goto set_old_acard;
}
}
} else {
/* New Acard 86X */
static const UCHAR reg4x = 0x31;
for(i=udmamode; i>=0; i--) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_UDMA + i)) {
set_new_acard:
ChangePciConfig2(0x44, (a & ~(0x000f << (dev * 4))) | ((i+1) << (dev*4)));
SetPciConfig1(0x4a, reg4a);
SetPciConfig1(reg, reg4x);
return;
}
}
if (wdmamode >= 2 && apiomode >= 4) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_WDMA2)) {
goto set_new_acard;
}
}
}
/* Use GENERIC PIO */
break; }
case ATA_ACER_LABS_ID: {
/************************/
/* Acer Labs Inc. (ALI) */
/************************/
static const UCHAR ali_udma[] = {0x0c, 0x0b, 0x0a, 0x09, 0x08, 0x0f};
static const ULONG ali_pio[] =
{ 0x006d0003, 0x00580002, 0x00440001, 0x00330001,
0x00310001, 0x00440001};
/* the older Aladdin doesn't support ATAPI DMA on both master & slave */
if ((ChipFlags & ALIOLD) &&
(udmamode >= 0 || wdmamode >= 0)) {
if(ATAPI_DEVICE(chan, 0) &&
ATAPI_DEVICE(chan, 1)) {
// 2 devices on this channel - NO DMA
chan->MaxTransferMode =
min(chan->MaxTransferMode, ATA_PIO4);
udmamode = wdmamode = -1;
break;
}
}
for(i=udmamode; i>=0; i--) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_UDMA0 + i)) {
ULONG word54;
GetPciConfig4(0x54, word54);
word54 &= ~(0x000f000f << (dev * 4));
word54 |= (((ali_udma[i]<<16) | 5) << (dev * 4));
SetPciConfig4(0x54, word54);
ChangePciConfig1(0x53, a | 0x03);
SetPciConfig4(0x58 + (Channel<<2), 0x00310001);
return;
}
}
/* make sure eventual UDMA mode from the BIOS is disabled */
ChangePciConfig2(0x56, a & ~(0x0008 << (dev * 4)) );
if (wdmamode >= 2 && apiomode >= 4) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_WDMA2)) {
ChangePciConfig1(0x53, a | 0x03);
chan->ChannelCtrlFlags |= CTRFLAGS_DMA_RO;
return;
}
}
ChangePciConfig1(0x53, (a & ~0x01) | 0x02);
for(i=apiomode; i>=0; i--) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_PIO0 + i)) {
ChangePciConfig4(0x54, a & ~(0x0008000f << (dev * 4)));
SetPciConfig4(0x58 + (Channel<<2), ali_pio[i]);
return;
}
}
return;
break; }
case ATA_AMD_ID:
case ATA_NVIDIA_ID:
case ATA_VIA_ID: {
/********************/
/* AMD, nVidia, VIA */
/********************/
if(VendorID == ATA_VIA_ID) {
if((ChipFlags & VIASATA) &&
(Channel == 0)) {
AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_SA150);
return;
}
if((ChipFlags & VIABAR) &&
(Channel < 2)) {
AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_SA150);
return;
}
}
static const UCHAR via_modes[6][7] = {
{ 0xc2, 0xc1, 0xc0, 0x00, 0x00, 0x00, 0x00 }, /* ATA33 and New Chips */
{ 0xee, 0xec, 0xea, 0xe9, 0xe8, 0x00, 0x00 }, /* ATA66 */
{ 0xf7, 0xf6, 0xf4, 0xf2, 0xf1, 0xf0, 0x00 }, /* ATA100 */
{ 0xf7, 0xf7, 0xf6, 0xf4, 0xf2, 0xf1, 0xf0 }, /* VIA ATA133 */
{ 0xc2, 0xc1, 0xc0, 0xc4, 0xc5, 0xc6, 0xc7 }, /* AMD/nVIDIA */
{ 0xee, 0xe8, 0xe6, 0xe4, 0xe2, 0xe1, 0xe0 }}; /* VIA new */
static const UCHAR via_pio[] =
{ 0xa8, 0x65, 0x42, 0x22, 0x20, 0x42, 0x22, 0x20,
0x20, 0x20, 0x20, 0x20, 0x20, 0x20 };
const UCHAR *reg_val = NULL;
UCHAR reg = 0x53-(UCHAR)dev;
UCHAR reg2 = reg-0x08;
if(ChipFlags & VIABAR) {
reg = 0xb3;
reg2 = 0xab;
}
reg_val = &via_modes[ChipType][0];
if(VendorID == ATA_NVIDIA_ID) {
reg += 0x10;
reg2 += 0x10;
}
for(i = udmamode; i>=0; i--) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_UDMA0 + i)) {
SetPciConfig1(reg2, via_pio[8+i]);
SetPciConfig1(reg, (UCHAR)reg_val[i]);
return;
}
}
if(!(ChipFlags & VIABAR)) {
/* This chip can't do WDMA. */
for(i = wdmamode; i>=0; i--) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_WDMA0 + i)) {
SetPciConfig1(reg2, via_pio[5+i]);
SetPciConfig1(reg, 0x8b);
return;
}
}
}
/* set PIO mode timings */
if((apiomode >= 0) && (ChipType != VIA133)) {
SetPciConfig1(reg2, via_pio[apiomode]);
}
if(VendorID == ATA_VIA_ID /*&& (ChipType == VIA33 || ChipType == VIA66)*/) {
via82c_timing(deviceExtension, dev, ATA_PIO0 + apiomode);
}
AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_PIO0 + apiomode);
return;
break; }
case ATA_CYRIX_ID: {
/*********/
/* Cyrix */
/*********/
dma_cs55xx:
if(apiomode >= 4)
apiomode = 4;
if(ChipType == CYRIX_3x) {
ULONG cyr_piotiming[] =
{ 0x00009172, 0x00012171, 0x00020080, 0x00032010, 0x00040010 };
ULONG cyr_wdmatiming[] = { 0x00077771, 0x00012121, 0x00002020 };
ULONG cyr_udmatiming[] = { 0x00921250, 0x00911140, 0x00911030 };
ULONG mode_reg = 0x24+(dev << 3);
for(i=udmamode; i>=0; i--) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_UDMA0 + i)) {
AtapiWritePortEx4(chan, (ULONGIO_PTR)(&deviceExtension->BaseIoAddressBM_0), mode_reg, cyr_udmatiming[udmamode]);
return;
}
}
for(i=wdmamode; i>=0; i--) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_WDMA0 + i)) {
AtapiWritePortEx4(chan, (ULONGIO_PTR)(&deviceExtension->BaseIoAddressBM_0), mode_reg, cyr_wdmatiming[wdmamode]);
return;
}
}
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_PIO0 + apiomode)) {
AtapiWritePortEx4(chan, (ULONGIO_PTR)(&deviceExtension->BaseIoAddressBM_0), mode_reg, cyr_piotiming[apiomode]);
return;
}
} else
if(ChipType == CYRIX_OLD) {
UCHAR cyr_piotiming_old[] =
{ 11, 6, 3, 2, 1 };
UCHAR timing;
for(i=wdmamode; i>=0; i--) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_WDMA0 + i)) {
return;
}
}
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_PIO0 + apiomode)) {
timing = (6-apiomode) | (cyr_piotiming_old[i]);
/* Channel command timing */
SetPciConfig1(0x62+Channel, timing);
/* Read command timing */
SetPciConfig1(0x64+Channel*4+dev, timing);
/* Write command timing */
SetPciConfig1(0x66+Channel*4+dev, timing);
return;
}
} else
if(ChipType == CYRIX_35) {
/*
USHORT c35_pio_timings[5] = {
0xF7F4, 0xF173, 0x8141, 0x5131, 0x1131
};
USHORT c35_pio_cmd_timings[5] = {
0xF7F4, 0x53F3, 0x13F1, 0x5131, 0x1131
};
ULONG c35_udma_timings[5] = {
0x7F7436A1, 0x7F733481, 0x7F723261, 0x7F713161, 0x7F703061
};
ULONG c35_mwdma_timings[3] = {
0x7F0FFFF3, 0x7F035352, 0x7F024241
};
ULONG mode_reg = 0x24+(dev << 3);
*/
/* No MSR support yet, do not touch any regs */
for(i=udmamode; i>=0; i--) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_UDMA0 + i)) {
return;
}
}
for(i=wdmamode; i>=0; i--) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_WDMA0 + i)) {
return;
}
}
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_PIO0 + apiomode)) {
return;
}
}
return;
break; }
case ATA_NATIONAL_ID: {
/************/
/* National */
/************/
if(!ChipType) {
ULONG nat_piotiming[] =
{ 0x9172d132, 0x21717121, 0x00803020, 0x20102010, 0x00100010,
0x00803020, 0x20102010, 0x00100010,
0x00100010, 0x00100010, 0x00100010 };
ULONG nat_dmatiming[] = { 0x80077771, 0x80012121, 0x80002020 };
ULONG nat_udmatiming[] = { 0x80921250, 0x80911140, 0x80911030 };
if(apiomode >= 4)
apiomode = 4;
for(i=udmamode; i>=0; i--) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_UDMA0 + i)) {
SetPciConfig4(0x44 + (dev * 8), nat_udmatiming[i]);
SetPciConfig4(0x40 + (dev * 8), nat_piotiming[i+8]);
return;
}
}
for(i=wdmamode; i>=0; i--) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_WDMA0 + i)) {
SetPciConfig4(0x44 + (dev * 8), nat_dmatiming[i]);
SetPciConfig4(0x40 + (dev * 8), nat_piotiming[i+5]);
return;
}
}
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_PIO0 + apiomode)) {
ChangePciConfig4(0x44 + (dev * 8), a | 0x80000000);
SetPciConfig4(0x40 + (dev * 8), nat_piotiming[apiomode]);
return;
}
} else {
goto dma_cs55xx;
}
/* Use GENERIC PIO */
break; }
case ATA_CYPRESS_ID:
/***********/
/* Cypress */
/***********/
if (wdmamode >= 2 && apiomode >= 4) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_WDMA2)) {
SetPciConfig2(Channel ? 0x4e:0x4c, 0x2020);
return;
}
}
/* Use GENERIC PIO */
break;
case ATA_MARVELL_ID:
/***********/
/* Marvell */
/***********/
for(i=udmamode; i>=0; i--) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_UDMA0 + i)) {
return;
}
}
for(i=wdmamode; i>=0; i--) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_WDMA0 + i)) {
return;
}
}
/* try generic DMA, use hpt_timing() */
if (wdmamode >= 0 && apiomode >= 4) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_DMA)) {
return;
}
}
AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_PIO0 + apiomode);
return;
break;
case ATA_NETCELL_ID:
/***********/
/* NetCell */
/***********/
if (wdmamode >= 2 && apiomode >= 4) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_WDMA2)) {
return;
}
}
/* Use GENERIC PIO */
break;
case ATA_HIGHPOINT_ID: {
/********************/
/* High Point (HPT) */
/********************/
for(i=udmamode; i>=0; i--) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_UDMA0 + i)) {
hpt_timing(deviceExtension, dev, (UCHAR)(ATA_UDMA + i)); // ???
return;
}
}
for(i=wdmamode; i>=0; i--) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_WDMA0 + i)) {
hpt_timing(deviceExtension, dev, (UCHAR)(ATA_WDMA0+i));
return;
}
}
/* try generic DMA, use hpt_timing() */
if (wdmamode >= 0 && apiomode >= 4) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_DMA)) {
return;
}
}
AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_PIO0 + apiomode);
hpt_timing(deviceExtension, dev, ATA_PIO0 + apiomode);
return;
break; }
case ATA_INTEL_ID: {
/*********/
/* Intel */
/*********/
KdPrint2((PRINT_PREFIX "Intel %d\n", Channel));
BOOLEAN udma_ok = FALSE;
ULONG idx = 0;
ULONG reg40;
UCHAR reg44;
USHORT reg48;
USHORT reg4a;
USHORT reg54;
ULONG mask40 = 0;
ULONG new40 = 0;
UCHAR mask44 = 0;
UCHAR new44 = 0;
UCHAR intel_timings[] = { 0x00, 0x00, 0x10, 0x21, 0x23, 0x10, 0x21, 0x23,
0x23, 0x23, 0x23, 0x23, 0x23, 0x23 };
UCHAR intel_utimings[] = { 0x00, 0x01, 0x02, 0x01, 0x02, 0x01, 0x02 };
const UCHAR needed_pio[3] = {
ATA_PIO0, ATA_PIO3, ATA_PIO4
};
if(deviceExtension->DevID == ATA_I82371FB) {
KdPrint2((PRINT_PREFIX " I82371FB\n"));
USHORT reg4x;
USHORT control=0;
for(i=wdmamode; i>=0; i--) {
idx = 5+i;
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_WDMA0 + i)) {
udma_ok = TRUE;
break;
}
}
if(!udma_ok) {
AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_PIO0 + apiomode);
idx = apiomode;
} else {
/* If the drive MWDMA is faster than it can do PIO then
we must force PIO into PIO0 */
if (apiomode < needed_pio[wdmamode]) {
/* Enable DMA timing only */
control |= 8; /* PIO cycles in PIO0 */
}
}
GetPciConfig2(0x40+Channel*2, reg4x);
if(apiomode > ATA_PIO0) {
control |= 0x03; /* IORDY|TIME0 */
} else {
control |= 0x02; /* IORDY */
}
// if (ata_pio_need_iordy(adev))
//control |= 2; /* IE */
if (!isAtapi) {
control |= 4; /* PPE enable */
}
/* Mask out the relevant control and timing bits we will load. Also
clear the other drive TIME register as a precaution */
reg4x &= 0xCC00 | (0x0E << (DeviceNumber*4));
reg4x |= control << (DeviceNumber*4);
reg4x |= intel_timings[idx] << 8;
SetPciConfig2(0x40+Channel*2, reg4x);
return;
}
if(deviceExtension->DevID == ATA_ISCH) {
ULONG tim;
KdPrint2((PRINT_PREFIX " ISCH\n"));
GetPciConfig4(0x80 + dev*4, tim);
for(i=udmamode; i>=0; i--) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_UDMA0 + i)) {
tim |= (0x1 << 31);
tim &= ~(0x7 << 16);
tim |= (i << 16);
idx = i+8;
udma_ok = TRUE;
apiomode = ATA_PIO4;
break;
}
}
if(!udma_ok) {
for(i=wdmamode; i>=0; i--) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_WDMA0 + i)) {
tim &= ~(0x1 << 31);
tim &= ~(0x3 << 8);
tim |= (i << 8);
idx = i+5;
udma_ok = TRUE;
apiomode = (i == 0) ? ATA_PIO0 :
(i == 1) ? ATA_PIO3 : ATA_PIO4;
break;
}
}
}
if(!udma_ok) {
AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_PIO0 + apiomode);
idx = apiomode;
}
tim &= ~(0x7);
tim |= (apiomode & 0x7);
SetPciConfig4(0x80 + dev*4, tim);
return;
}
GetPciConfig2(0x48, reg48);
// if(!(ChipFlags & ICH4_FIX)) {
GetPciConfig2(0x4a, reg4a);
// }
GetPciConfig2(0x54, reg54);
// if(udmamode >= 0) {
// enable the write buffer to be used in a split (ping/pong) manner.
reg54 |= 0x400;
// } else {
// reg54 &= ~0x400;
// }
// reg40 &= ~0x00ff00ff;
// reg40 |= 0x40774077;
for(i=udmamode; i>=0; i--) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_UDMA0 + i)) {
/* Set UDMA reference clock (33 MHz or more). */
SetPciConfig1(0x48, reg48 | (0x0001 << dev));
// if(!(ChipFlags & ICH4_FIX)) {
if(deviceExtension->MaxTransferMode == ATA_UDMA3) {
// Special case (undocumented overclock !) for PIIX4e
SetPciConfig2(0x4a, (reg4a | (0x03 << (dev<<2)) ) );
} else {
SetPciConfig2(0x4a, (reg4a & ~(0x03 << (dev<<2))) |
(((USHORT)(intel_utimings[i])) << (dev<<2) ) );
}
// }
/* Set UDMA reference clock (66 MHz or more). */
reg54 &= ~(0x1001 << dev);
if(i > 2) {
reg54 |= (0x1 << dev);
}
/* Set UDMA reference clock (133 MHz). */
if(i >= 5) {
reg54 |= (0x1000 << dev);
}
SetPciConfig2(0x54, reg54);
udma_ok = TRUE;
idx = i+8;
if(ChipFlags & ICH4_FIX) {
KdPrint2((PRINT_PREFIX " ICH4_FIX udma\n"));
return;
}
break;
}
}
if(!udma_ok) {
SetPciConfig1(0x48, reg48 & ~(0x0001 << dev));
if(!(ChipFlags & ICH4_FIX)) {
SetPciConfig2(0x4a, (reg4a & ~(0x3 << (dev << 2))) );
}
SetPciConfig2(0x54, reg54 & ~(0x1001 << dev));
for(i=wdmamode; i>=0; i--) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_WDMA0 + i)) {
udma_ok = TRUE;
idx = i+5;
if(ChipFlags & ICH4_FIX) {
KdPrint2((PRINT_PREFIX " ICH4_FIX wdma\n"));
return;
}
break;
}
}
}
if(!udma_ok) {
AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_PIO0 + apiomode);
idx = apiomode;
}
GetPciConfig4(0x40, reg40);
GetPciConfig1(0x44, reg44);
/* Allow PIO/WDMA timing controls. */
reg40 &= ~0x00ff00ff;
reg40 |= 0x40774077;
mask40 = 0x000000ff;
/* Set PIO/WDMA timings. */
if(!(DeviceNumber & 1)) {
mask40 = 0x00003300;
new40 = ((USHORT)(intel_timings[idx]) << 8);
} else {
mask44 = 0x0f;
new44 = ((intel_timings[idx] & 0x30) >> 2) |
(intel_timings[idx] & 0x03);
}
if (Channel) {
mask40 <<= 16;
new40 <<= 16;
mask44 <<= 4;
new44 <<= 4;
}
KdPrint2((PRINT_PREFIX " 0x40 %x/%x, 0x44 %x/%x\n", mask40, new40, mask44, new44));
SetPciConfig4(0x40, (reg40 & ~mask40) | new40);
SetPciConfig1(0x44, (reg44 & ~mask44) | new44);
return;
break; }
case ATA_PROMISE_ID: {
/***********/
/* Promise */
/***********/
UCHAR sel66 = Channel ? 0x08: 0x02;
if(ChipType < PRTX) {
if (isAtapi) {
udmamode =
wdmamode = -1;
}
}
for(i=udmamode; i>=0; i--) {
if(ChipType == PRNEW) {
if(i>2) {
AtapiWritePortEx1(chan, (ULONGIO_PTR)(&deviceExtension->BaseIoAddressBM_0),0x11,
AtapiReadPortEx1(chan, (ULONGIO_PTR)(&deviceExtension->BaseIoAddressBM_0),0x11) |
sel66);
} else {
AtapiWritePortEx1(chan, (ULONGIO_PTR)(&deviceExtension->BaseIoAddressBM_0),0x11,
AtapiReadPortEx1(chan, (ULONGIO_PTR)(&deviceExtension->BaseIoAddressBM_0),0x11) &
~sel66);
}
}
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_UDMA0 + i)) {
promise_timing(deviceExtension, dev, (UCHAR)(ATA_UDMA + i)); // ???
return;
}
}
if(ChipType == PRNEW) {
AtapiWritePortEx1(chan, (ULONGIO_PTR)(&deviceExtension->BaseIoAddressBM_0),0x11,
AtapiReadPortEx1(chan, (ULONGIO_PTR)(&deviceExtension->BaseIoAddressBM_0),0x11) &
~sel66);
}
for(i=wdmamode; i>=0; i--) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_WDMA0 + i)) {
promise_timing(deviceExtension, dev, (UCHAR)(ATA_WDMA0+i));
return;
}
}
AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_PIO0 + apiomode);
promise_timing(deviceExtension, dev, ATA_PIO0 + apiomode);
return;
break; }
case ATA_ATI_ID:
KdPrint2((PRINT_PREFIX "ATI\n"));
if(ChipType == SIIMIO) {
goto l_ATA_SILICON_IMAGE_ID;
}
//goto ATA_SERVERWORKS_ID;
// FALL THROUGH
//break; }
case ATA_SERVERWORKS_ID: {
/***************/
/* ServerWorks */
/***************/
// static const ULONG udma_modes[] = { 0x70, 0x21, 0x20 };
static const ULONG sw_dma_modes[] = { 0x70, 0x21, 0x20 };
static const ULONG sw_pio_modes[] = { 0x5d, 0x47, 0x34, 0x22, 0x20, 0x34, 0x22, 0x20,
0x20, 0x20, 0x20, 0x20, 0x20, 0x20 };
USHORT reg56;
ULONG reg44;
ULONG reg40;
ULONG offset = dev ^ 0x01;
ULONG bit_offset = offset * 8;
for(i=udmamode; i>=0; i--) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_UDMA0 + i)) {
GetPciConfig2(0x56, reg56);
reg56 &= ~(0xf << (dev * 4));
reg56 |= ((USHORT)i << (dev * 4));
SetPciConfig2(0x56, reg56);
ChangePciConfig1(0x54, a | (0x01 << dev));
// 44
GetPciConfig4(0x44, reg44);
reg44 = (reg44 & ~(0xff << bit_offset)) |
(sw_dma_modes[2] << bit_offset);
SetPciConfig4(0x44, reg44);
// 40
GetPciConfig4(0x40, reg40);
reg40 = (reg40 & ~(0xff << bit_offset)) |
(sw_pio_modes[8+i] << bit_offset);
SetPciConfig4(0x40, reg40);
return;
}
}
for(i=wdmamode; i>=0; i--) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_WDMA0 + i)) {
ChangePciConfig1(0x54, a & ~(0x01 << dev));
// 44
GetPciConfig4(0x44, reg44);
reg44 = (reg44 & ~(0xff << bit_offset)) |
(sw_dma_modes[wdmamode] << bit_offset);
SetPciConfig4(0x44, reg44);
// 40
GetPciConfig4(0x40, reg40);
reg40 = (reg40 & ~(0xff << bit_offset)) |
(sw_pio_modes[5+i] << bit_offset);
SetPciConfig4(0x40, reg40);
return;
}
}
AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_PIO0 + apiomode);
// SetPciConfig4(0x44, sw_pio_modes[apiomode]);
if(VendorID == ATA_ATI_ID) {
// special case for ATI
// Seems, that PATA ATI are just re-brended ServerWorks
USHORT reg4a;
// 4a
GetPciConfig2(0x4a, reg4a);
reg4a = (reg4a & ~(0xf << (dev*4))) |
(apiomode << (dev*4));
SetPciConfig2(0x4a, reg4a);
}
// 40
GetPciConfig4(0x40, reg40);
reg40 = (reg40 & ~(0xff << bit_offset)) |
(sw_pio_modes[apiomode] << bit_offset);
SetPciConfig4(0x40, reg40);
return;
break; }
case ATA_SILICON_IMAGE_ID: {
l_ATA_SILICON_IMAGE_ID:
/********************/
/* SiliconImage/CMD */
/********************/
if(ChipType == SIIMIO) {
static const UCHAR sil_modes[7] =
{ 0xf, 0xb, 0x7, 0x5, 0x3, 0x2, 0x1 };
static const USHORT sil_wdma_modes[3] =
{ 0x2208, 0x10c2, 0x10c1 };
static const USHORT sil_pio_modes[6] =
{ 0x328a, 0x2283, 0x1104, 0x10c3, 0x10c1, 0x10c1 };
UCHAR ureg = 0xac + ((UCHAR)DeviceNumber * 0x02) + ((UCHAR)Channel * 0x10);
UCHAR uval;
UCHAR mreg = Channel ? 0x84 : 0x80;
UCHAR mask = DeviceNumber ? 0x30 : 0x03;
UCHAR mode;
GetPciConfig1(ureg, uval);
GetPciConfig1(mreg, mode);
/* enable UDMA mode */
for(i = udmamode; i>=0; i--) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_UDMA0 + i)) {
SetPciConfig1(mreg, mode | mask);
SetPciConfig1(ureg, (uval & 0x3f) | sil_modes[i]);
return;
}
}
/* enable WDMA mode */
for(i = wdmamode; i>=0; i--) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_WDMA0 + i)) {
SetPciConfig1(mreg, mode | (mask & 0x22));
SetPciConfig2(ureg - 0x4, sil_wdma_modes[i]);
return;
}
}
/* restore PIO mode */
AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_PIO0 + apiomode);
SetPciConfig1(mreg, mode | (mask & 0x11));
SetPciConfig2(ureg - 0x8, sil_pio_modes[apiomode]);
return;
} else {
static const UCHAR cmd_modes[2][6] = {
{ 0x31, 0x21, 0x011, 0x25, 0x15, 0x05 },
{ 0xc2, 0x82, 0x042, 0x8a, 0x4a, 0x0a } };
static const UCHAR cmd_wdma_modes[] = { 0x87, 0x32, 0x3f };
static const UCHAR cmd_pio_modes[] = { 0xa9, 0x57, 0x44, 0x32, 0x3f };
ULONG treg = 0x54 + ((dev < 3) ? (dev << 1) : 7);
udmamode = min(udmamode, 5);
/* enable UDMA mode */
for(i = udmamode; i>=0; i--) {
UCHAR umode;
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_UDMA0 + i)) {
GetPciConfig1(Channel ? 0x7b : 0x73, umode);
umode &= ~(!(DeviceNumber & 1) ? 0x35 : 0xca);
umode |= ( cmd_modes[DeviceNumber & 1][i]);
SetPciConfig1(Channel ? 0x7b : 0x73, umode);
return;
}
}
/* make sure eventual UDMA mode from the BIOS is disabled */
ChangePciConfig1(Channel ? 0x7b : 0x73, a & ~(!(DeviceNumber & 1) ? 0x35 : 0xca));
for(i = wdmamode; i>=0; i--) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_WDMA0 + i)) {
SetPciConfig1(treg, cmd_wdma_modes[i]);
ChangePciConfig1(Channel ? 0x7b : 0x73, a & ~(!(DeviceNumber & 1) ? 0x35 : 0xca));
return;
}
}
/* set PIO mode timings */
AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_PIO0 + apiomode);
SetPciConfig1(treg, cmd_pio_modes[apiomode]);
ChangePciConfig1(Channel ? 0x7b : 0x73, a & ~(!(DeviceNumber & 1) ? 0x35 : 0xca));
return;
}
return;
break; }
case ATA_SIS_ID: {
/*******/
/* SiS */
/*******/
PULONG sis_modes = NULL;
static const ULONG sis_modes_new133[] =
{ 0x28269008, 0x0c266008, 0x04263008, 0x0c0a3008, 0x05093008,
0x22196008, 0x0c0a3008, 0x05093008, 0x050939fc, 0x050936ac,
0x0509347c, 0x0509325c, 0x0509323c, 0x0509322c, 0x0509321c};
static const ULONG sis_modes_old133[] =
{ 0x00cb, 0x0067, 0x0044, 0x0033, 0x0031, 0x0044, 0x0033, 0x0031,
0x8f31, 0x8a31, 0x8731, 0x8531, 0x8331, 0x8231, 0x8131 };
static const ULONG sis_modes_old[] =
{ 0x0c0b, 0x0607, 0x0404, 0x0303, 0x0301, 0x0404, 0x0303, 0x0301,
0xf301, 0xd301, 0xb301, 0xa301, 0x9301, 0x8301 };
static const ULONG sis_modes_new100[] =
{ 0x00cb, 0x0067, 0x0044, 0x0033, 0x0031, 0x0044, 0x0033, 0x0031,
0x8b31, 0x8731, 0x8531, 0x8431, 0x8231, 0x8131 };
ULONG reg = 0;
UCHAR reg57;
ULONG reg_size = 0;
ULONG offs;
switch(ChipType) {
case SIS133NEW:
sis_modes = (PULONG)(&sis_modes_new133[0]);
reg_size = 4;
GetPciConfig1(0x57, reg57);
reg = (reg57 & 0x40 ? 0x70 : 0x40) + (dev * 4);
break;
case SIS133OLD:
sis_modes = (PULONG)(&sis_modes_old133[0]);
reg_size = 2;
reg = 0x40 + (dev * 2);
break;
case SIS100NEW:
sis_modes = (PULONG)(&sis_modes_new100[0]);
reg_size = 2;
reg = 0x40 + (dev * 2);
break;
case SIS100OLD:
case SIS66:
case SIS33:
sis_modes = (PULONG)(&sis_modes_old[0]);
reg_size = 2;
reg = 0x40 + (dev * 2);
break;
}
offs = 5+3;
for(i=udmamode; i>=0; i--) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_UDMA0 + i)) {
if(reg_size == 4) {
SetPciConfig4(reg, sis_modes[offs+i]);
} else {
SetPciConfig2(reg, (USHORT)sis_modes[offs+i]);
}
return;
}
}
offs = 5;
for(i=wdmamode; i>=0; i--) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_WDMA0 + i)) {
if(reg_size == 4) {
SetPciConfig4(reg, sis_modes[offs+i]);
} else {
SetPciConfig2(reg, (USHORT)sis_modes[offs+i]);
}
return;
}
}
AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_PIO0 + apiomode);
if(reg_size == 4) {
SetPciConfig4(reg, sis_modes[apiomode]);
} else {
SetPciConfig2(reg, (USHORT)sis_modes[apiomode]);
}
return;
break; }
case 0x16ca:
/* Cenatek Rocket Drive controller */
if (wdmamode >= 0 &&
(AtapiReadPort1(chan, IDX_BM_Status) &
(DeviceNumber ? BM_STATUS_DRIVE_1_DMA : BM_STATUS_DRIVE_0_DMA))) {
AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_WDMA0 + wdmamode);
} else {
AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_PIO0 + apiomode);
}
return;
case ATA_ITE_ID: { /* ITE IDE controller */
if(ChipType == ITE_33) {
int a_speed = 3 << (dev * 4);
int u_flag = 1 << dev;
int u_speed = 0;
int pio = 1;
UCHAR reg48, reg4a;
USHORT drive_enables;
ULONG drive_timing;
GetPciConfig1(0x48, reg48);
GetPciConfig1(0x4a, reg4a);
/*
* Setting the DMA cycle time to 2 or 3 PCI clocks (60 and 91 nsec
* at 33 MHz PCI clock) seems to cause BadCRC errors during DMA
* transfers on some drives, even though both numbers meet the minimum
* ATAPI-4 spec of 73 and 54 nsec for UDMA 1 and 2 respectively.
* So the faster times are just commented out here. The good news is
* that the slower cycle time has very little affect on transfer
* performance.
*/
for(i=udmamode; i>=0; i--) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_UDMA0 + i)) {
SetPciConfig1(0x48, reg48 | u_flag);
reg4a &= ~a_speed;
SetPciConfig1(0x4a, reg4a | u_speed);
pio = 4;
goto setup_drive_ite;
}
}
for(i=wdmamode; i>=0; i--) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_WDMA0 + i)) {
SetPciConfig1(0x48, reg48 & ~u_flag);
SetPciConfig1(0x4a, reg4a & ~a_speed);
pio = 3;
return;
}
}
AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_PIO0 + apiomode);
SetPciConfig1(0x48, reg48 & ~u_flag);
SetPciConfig1(0x4a, reg4a & ~a_speed);
pio = apiomode;
setup_drive_ite:
GetPciConfig2(0x40, drive_enables);
GetPciConfig4(0x44, drive_timing);
/*
* FIX! The DIOR/DIOW pulse width and recovery times in port 0x44
* are being left at the default values of 8 PCI clocks (242 nsec
* for a 33 MHz clock). These can be safely shortened at higher
* PIO modes. The DIOR/DIOW pulse width and recovery times only
* apply to PIO modes, not to the DMA modes.
*/
/*
* Enable port 0x44. The IT8172G spec is confused; it calls
* this register the "Slave IDE Timing Register", but in fact,
* it controls timing for both master and slave drives.
*/
drive_enables |= 0x4000;
drive_enables &= (0xc000 | (0x06 << (DeviceNumber*4)));
if (pio > 1) {
/* enable prefetch and IORDY sample-point */
drive_enables |= (0x06 << (DeviceNumber*4));
}
SetPciConfig2(0x40, drive_enables);
} else
if(ChipType == ITE_133) {
static const UCHAR udmatiming[] =
{ 0x44, 0x42, 0x31, 0x21, 0x11, 0xa2, 0x91 };
static const UCHAR chtiming[] =
{ 0xaa, 0xa3, 0xa1, 0x33, 0x31, 0x88, 0x32, 0x31 };
ULONG offset = (Channel<<2) + DeviceNumber;
UCHAR reg54;
for(i=udmamode; i>=0; i--) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_UDMA0 + i)) {
ChangePciConfig1(0x50, a & ~(1 << (dev + 3)) );
SetPciConfig1(0x56 + offset, udmatiming[i]);
return;
}
}
for(i=wdmamode; i>=0; i--) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_WDMA0 + i)) {
ChangePciConfig1(0x50, a | (1 << (dev + 3)) );
GetPciConfig1(0x54 + offset, reg54);
if(reg54 < chtiming[i+5]) {
SetPciConfig1(0x54 + offset, chtiming[i+5]);
}
return;
}
}
AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_PIO0 + apiomode);
ChangePciConfig1(0x50, a | (1 << (dev + 3)) );
GetPciConfig1(0x54 + offset, reg54);
if(reg54 < chtiming[apiomode]) {
SetPciConfig1(0x54 + offset, chtiming[apiomode]);
}
return;
} else
if(ChipType == ITE_133_NEW) {
//static const USHORT reg54_timings[] = { 0x0000, 0x0000, 0x0001, 0x0001, 0x0001, 0x1001, 0x1001 };
static const UCHAR udmatiming[] =
{ 0x00, 0x01, 0x10, 0x01, 0x10, 0x01, 0x10 };
static const UCHAR timings[] =
{ 0x00, 0x00, 0x10, 0x21, 0x23, 0x10, 0x21, 0x23,
0x23, 0x23, 0x23, 0x23, 0x23, 0x02, 0x02 };
BOOLEAN udma_ok = FALSE;
BOOLEAN ok = FALSE;
UCHAR timing = 0;
WCHAR reg40;
UCHAR reg44;
USHORT reg4a;
USHORT reg54;
USHORT mask40=0, new40=0;
UCHAR mask44=0, new44=0;
GetPciConfig2(0x40, reg40);
GetPciConfig1(0x44, reg44);
GetPciConfig2(0x4a, reg4a);
GetPciConfig2(0x54, reg54);
if(!(reg54 & (0x10 << dev))) {
// 80-pin check
udmamode = min(udmamode, 2);
}
for(i=udmamode; i>=0; i--) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_UDMA0 + i)) {
ChangePciConfig1(0x48, a | (1 << dev) );
ChangePciConfig2(0x4a,
(a & ~(0x3 << (dev*4))) |
(udmatiming[i] << (dev*4)) );
ok=TRUE;
udma_ok=TRUE;
timing = timings[i+8];
break;
}
}
for(i=wdmamode; !ok && i>=0; i--) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_WDMA0 + i)) {
ok=TRUE;
timing = timings[i+5];
break;
}
}
if(!ok) {
AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_PIO0 + apiomode);
timing = timings[apiomode];
}
if(!udma_ok) {
ChangePciConfig1(0x48, a & ~(1 << dev) );
ChangePciConfig2(0x4a, a & ~(0x3 << (dev << 2)) );
}
if (udma_ok && udmamode >= ATA_UDMA2) {
reg54 |= (0x1 << dev);
} else {
reg54 &= ~(0x1 << dev);
}
if (udma_ok && udmamode >= ATA_UDMA5) {
reg54 |= (0x1000 << dev);
} else {
reg54 &= ~(0x1000 << dev);
}
SetPciConfig2(0x54, reg54 );
reg40 &= 0xff00;
reg40 |= 0x4033;
if(!(DeviceNumber & 1)) {
reg40 |= (isAtapi ? 0x04 : 0x00);
mask40 = 0x3300;
new40 = timing << 8;
} else {
reg40 |= (isAtapi ? 0x40 : 0x00);
mask44 = 0x0f;
new44 = ((timing & 0x30) >> 2) |
(timing & 0x03);
}
SetPciConfig2(0x40, (reg40 & ~mask40) | new40);
SetPciConfig1(0x44, (reg44 & ~mask44) | new44);
return;
}
return;
break; }
case 0x3388:
/* HiNT Corp. VXPro II EIDE */
if (wdmamode >= 0 &&
(AtapiReadPort1(chan, IDX_BM_Status) &
(DeviceNumber ? BM_STATUS_DRIVE_1_DMA : BM_STATUS_DRIVE_0_DMA))) {
AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_DMA);
} else {
AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_PIO0 + apiomode);
}
return;
case ATA_JMICRON_ID: {
UCHAR reg40;
GetPciConfig1(0x40, reg40);
/*
This is done on chip-init phase
if(reg40 & 0x08) {
// 80-pin check
udmamode = min(udmamode, 2);
}
*/
/* Nothing to do to setup mode, the controller snoop SET_FEATURE cmd. */
if(apiomode >= 4)
apiomode = 4;
for(i=udmamode; i>=0; i--) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_UDMA0 + i)) {
return;
}
}
for(i=wdmamode; i>=0; i--) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_WDMA0 + i)) {
return;
}
}
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_PIO0 + apiomode)) {
return;
}
return;
break; }
}
try_generic_dma:
/* unknown controller chip */
/* better not try generic DMA on ATAPI devices it almost never works */
if (isAtapi) {
KdPrint2((PRINT_PREFIX "ATAPI on unknown controller -> PIO\n"));
udmamode =
wdmamode = -1;
}
/* if controller says its setup for DMA take the easy way out */
/* the downside is we dont know what DMA mode we are in */
if ((udmamode >= 0 || /*wdmamode > 1*/ wdmamode >= 0) &&
/*deviceExtension->BaseIoAddressBM[lChannel]*/ (deviceExtension->BusMaster==DMA_MODE_BM) &&
(GetDmaStatus(deviceExtension, lChannel) &
(!(DeviceNumber & 1) ?
BM_STATUS_DRIVE_0_DMA : BM_STATUS_DRIVE_1_DMA))) {
// LunExt->TransferMode = ATA_DMA;
// return;
KdPrint2((PRINT_PREFIX "try DMA on unknown controller\n"));
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_DMA)) {
return;
}
}
#if 0
/* well, we have no support for this, but try anyways */
if ((wdmamode >= 0 && apiomode >= 4) && deviceExtension->BaseIoAddressBM[lChannel]) {
if(AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_DMA/* + wdmamode*/)) {
return;
}
}
#endif
KdPrint2((PRINT_PREFIX "try PIO%d on unknown controller\n", apiomode));
if(!AtaSetTransferMode(deviceExtension, DeviceNumber, lChannel, LunExt, ATA_PIO0 + apiomode)) {
KdPrint2((PRINT_PREFIX "fall to PIO on unknown controller\n"));
LunExt->TransferMode = ATA_PIO;
}
return;
} // end AtapiDmaInit()
VOID
NTAPI
cyrix_timing(
IN PHW_DEVICE_EXTENSION deviceExtension,
IN ULONG dev, // physical device number (0-3)
IN CHAR mode
)
{
// ASSERT(dev/2 >= deviceExtension->Channel);
// PHW_CHANNEL chan = &(deviceExtension->chan[dev/2-deviceExtension->Channel]);
ULONG reg20 = 0x0000e132;
ULONG reg24 = 0x00017771;
if(mode == ATA_PIO5)
mode = ATA_PIO4;
switch (mode) {
case ATA_PIO0: reg20 = 0x0000e132; break;
case ATA_PIO1: reg20 = 0x00018121; break;
case ATA_PIO2: reg20 = 0x00024020; break;
case ATA_PIO3: reg20 = 0x00032010; break;
case ATA_PIO4:
case ATA_PIO5: reg20 = 0x00040010; break;
case ATA_WDMA2: reg24 = 0x00002020; break;
case ATA_UDMA2: reg24 = 0x00911030; break;
}
AtapiWritePortEx4(NULL, (ULONGIO_PTR)(&deviceExtension->BaseIoAddressBM_0),(dev*8) + 0x20, reg20);
AtapiWritePortEx4(NULL, (ULONGIO_PTR)(&deviceExtension->BaseIoAddressBM_0),(dev*8) + 0x24, reg24);
} // cyrix_timing()
VOID
NTAPI
promise_timing(
IN PHW_DEVICE_EXTENSION deviceExtension,
IN ULONG dev, // physical device number (0-3)
IN CHAR mode
)
{
PVOID HwDeviceExtension = (PVOID)deviceExtension;
ULONG slotNumber = deviceExtension->slotNumber;
ULONG SystemIoBusNumber = deviceExtension->SystemIoBusNumber;
//ULONG ChipFlags = deviceExtension->HwFlags & CHIPFLAG_MASK;
ULONG port = 0x60 + (dev<<2);
if(mode == ATA_PIO5)
mode = ATA_PIO4;
if(mode < ATA_PIO0)
mode = ATA_PIO0;
#if 0
// **** FreeBSD code ****
ULONG ChipType = deviceExtension->HwFlags & CHIPTYPE_MASK;
ULONG timing = 0;
switch(ChipType) {
case PROLD:
switch (mode) {
default:
case ATA_PIO0: timing = 0x004ff329; break;
case ATA_PIO1: timing = 0x004fec25; break;
case ATA_PIO2: timing = 0x004fe823; break;
case ATA_PIO3: timing = 0x004fe622; break;
case ATA_PIO4: timing = 0x004fe421; break;
case ATA_WDMA0: timing = 0x004567f3; break;
case ATA_WDMA1: timing = 0x004467f3; break;
case ATA_WDMA2: timing = 0x004367f3; break;
case ATA_UDMA0: timing = 0x004367f3; break;
case ATA_UDMA1: timing = 0x004247f3; break;
case ATA_UDMA2: timing = 0x004127f3; break;
}
break;
case PRNEW:
switch (mode) {
default:
case ATA_PIO0: timing = 0x004fff2f; break;
case ATA_PIO1: timing = 0x004ff82a; break;
case ATA_PIO2: timing = 0x004ff026; break;
case ATA_PIO3: timing = 0x004fec24; break;
case ATA_PIO4: timing = 0x004fe822; break;
case ATA_WDMA0: timing = 0x004acef6; break;
case ATA_WDMA1: timing = 0x0048cef6; break;
case ATA_WDMA2: timing = 0x0046cef6; break;
case ATA_UDMA0: timing = 0x0046cef6; break;
case ATA_UDMA1: timing = 0x00448ef6; break;
case ATA_UDMA2: timing = 0x00436ef6; break;
case ATA_UDMA3: timing = 0x00424ef6; break;
case ATA_UDMA4: timing = 0x004127f3; break;
case ATA_UDMA5: timing = 0x004127f3; break;
}
break;
default:
return;
}
if(!timing) {
return;
}
SetPciConfig4(port, timing);
#else
// **** Linux code ****
UCHAR r_bp, r_cp, r_ap;
ULONG i;
static UCHAR udma_timing[6][2] = {
{ 0x60, 0x03 }, /* 33 Mhz Clock */
{ 0x40, 0x02 },
{ 0x20, 0x01 },
{ 0x40, 0x02 }, /* 66 Mhz Clock */
{ 0x20, 0x01 },
{ 0x20, 0x01 }
};
static UCHAR mdma_timing[3][2] = {
{ 0xe0, 0x0f },
{ 0x60, 0x04 },
{ 0x60, 0x03 },
};
static USHORT pio_timing[5] = {
0x0913, 0x050C , 0x0308, 0x0206, 0x0104
};
if(mode > ATA_UDMA5) {
return;
}
if(mode > ATA_WDMA0) {
GetPciConfig1(port+1, r_bp);
GetPciConfig1(port+2, r_cp);
r_bp &= ~0xE0;
r_cp &= ~0x0F;
if(mode >= ATA_UDMA0) {
i = mode - ATA_UDMA0;
r_bp |= udma_timing[i][0];
r_cp |= udma_timing[i][1];
} else {
i = mode - ATA_WDMA0;
r_bp |= mdma_timing[i][0];
r_cp |= mdma_timing[i][1];
}
SetPciConfig1(port+1, r_bp);
SetPciConfig1(port+2, r_cp);
} else
if(mode <= ATA_PIO5) {
GetPciConfig1(port+0, r_ap);
GetPciConfig1(port+1, r_bp);
i = mode - ATA_PIO0;
r_ap &= ~0x3F; /* Preserve ERRDY_EN, SYNC_IN */
r_bp &= ~0x1F;
r_ap |= (UCHAR)(pio_timing[i] >> 8);
r_bp |= (UCHAR)(pio_timing[i] & 0xFF);
// if (ata_pio_need_iordy(adev))
r_ap |= 0x20; /* IORDY enable */
// if (adev->class == ATA_DEV_ATA)
// r_ap |= 0x10; /* FIFO enable */
SetPciConfig1(port+0, r_ap);
SetPciConfig1(port+1, r_bp);
}
#endif
} // end promise_timing()
VOID
NTAPI
hpt_timing(
IN PHW_DEVICE_EXTENSION deviceExtension,
IN ULONG dev, // physical device number (0-3)
IN CHAR mode
)
{
PVOID HwDeviceExtension = (PVOID)deviceExtension;
ULONG slotNumber = deviceExtension->slotNumber;
ULONG SystemIoBusNumber = deviceExtension->SystemIoBusNumber;
ULONG ChipType = deviceExtension->HwFlags & CHIPTYPE_MASK;
//ULONG ChipFlags = deviceExtension->HwFlags & CHIPFLAG_MASK;
ULONG timing = 0;
if(mode == ATA_PIO5)
mode = ATA_PIO4;
switch(ChipType) {
case HPT374:
switch (mode) { /* HPT374 */
case ATA_PIO0: timing = 0x0ac1f48a; break;
case ATA_PIO1: timing = 0x0ac1f465; break;
case ATA_PIO2: timing = 0x0a81f454; break;
case ATA_PIO3: timing = 0x0a81f443; break;
case ATA_PIO4: timing = 0x0a81f442; break;
case ATA_WDMA0: timing = 0x228082ea; break;
case ATA_WDMA1: timing = 0x22808254; break;
case ATA_WDMA2: timing = 0x22808242; break;
case ATA_UDMA0: timing = 0x121882ea; break;
case ATA_UDMA1: timing = 0x12148254; break;
case ATA_UDMA2: timing = 0x120c8242; break;
case ATA_UDMA3: timing = 0x128c8242; break;
case ATA_UDMA4: timing = 0x12ac8242; break;
case ATA_UDMA5: timing = 0x12848242; break;
case ATA_UDMA6: timing = 0x12808242; break;
default: timing = 0x0d029d5e;
}
break;
case HPT372:
switch (mode) { /* HPT372 */
case ATA_PIO0: timing = 0x0d029d5e; break;
case ATA_PIO1: timing = 0x0d029d26; break;
case ATA_PIO2: timing = 0x0c829ca6; break;
case ATA_PIO3: timing = 0x0c829c84; break;
case ATA_PIO4: timing = 0x0c829c62; break;
case ATA_WDMA0: timing = 0x2c82922e; break;
case ATA_WDMA1: timing = 0x2c829266; break;
case ATA_WDMA2: timing = 0x2c829262; break;
case ATA_UDMA0: timing = 0x1c829c62; break;
case ATA_UDMA1: timing = 0x1c9a9c62; break;
case ATA_UDMA2: timing = 0x1c929c62; break;
case ATA_UDMA3: timing = 0x1c8e9c62; break;
case ATA_UDMA4: timing = 0x1c8a9c62; break;
case ATA_UDMA5: timing = 0x1c8a9c62; break;
case ATA_UDMA6: timing = 0x1c869c62; break;
default: timing = 0x0d029d5e;
}
break;
case HPT370:
switch (mode) { /* HPT370 */
case ATA_PIO0: timing = 0x06914e57; break;
case ATA_PIO1: timing = 0x06914e43; break;
case ATA_PIO2: timing = 0x06514e33; break;
case ATA_PIO3: timing = 0x06514e22; break;
case ATA_PIO4: timing = 0x06514e21; break;
case ATA_WDMA0: timing = 0x26514e97; break;
case ATA_WDMA1: timing = 0x26514e33; break;
case ATA_WDMA2: timing = 0x26514e21; break;
case ATA_UDMA0: timing = 0x16514e31; break;
case ATA_UDMA1: timing = 0x164d4e31; break;
case ATA_UDMA2: timing = 0x16494e31; break;
case ATA_UDMA3: timing = 0x166d4e31; break;
case ATA_UDMA4: timing = 0x16454e31; break;
case ATA_UDMA5: timing = 0x16454e31; break;
default: timing = 0x06514e57;
}
case HPT366: {
UCHAR reg41;
GetPciConfig1(0x41 + (dev << 2), reg41);
switch (reg41) {
case 0x85: /* 25Mhz */
switch (mode) {
case ATA_PIO0: timing = 0x40d08585; break;
case ATA_PIO1: timing = 0x40d08572; break;
case ATA_PIO2: timing = 0x40ca8542; break;
case ATA_PIO3: timing = 0x40ca8532; break;
case ATA_PIO4: timing = 0x40ca8521; break;
case ATA_WDMA2: timing = 0x20ca8521; break;
case ATA_UDMA2: timing = 0x10cf8521; break;
case ATA_UDMA4: timing = 0x10c98521; break;
default: timing = 0x01208585;
}
break;
default:
case 0xa7: /* 33MHz */
switch (mode) {
case ATA_PIO0: timing = 0x40d0a7aa; break;
case ATA_PIO1: timing = 0x40d0a7a3; break;
case ATA_PIO2: timing = 0x40d0a753; break;
case ATA_PIO3: timing = 0x40c8a742; break;
case ATA_PIO4: timing = 0x40c8a731; break;
case ATA_WDMA0: timing = 0x20c8a797; break;
case ATA_WDMA1: timing = 0x20c8a732; break;
case ATA_WDMA2: timing = 0x20c8a731; break;
case ATA_UDMA0: timing = 0x10c8a731; break;
case ATA_UDMA1: timing = 0x10cba731; break;
case ATA_UDMA2: timing = 0x10caa731; break;
case ATA_UDMA3: timing = 0x10cfa731; break;
case ATA_UDMA4: timing = 0x10c9a731; break;
default: timing = 0x0120a7a7;
}
break;
case 0xd9: /* 40Mhz */
switch (mode) {
case ATA_PIO0: timing = 0x4018d9d9; break;
case ATA_PIO1: timing = 0x4010d9c7; break;
case ATA_PIO2: timing = 0x4010d997; break;
case ATA_PIO3: timing = 0x4010d974; break;
case ATA_PIO4: timing = 0x4008d963; break;
case ATA_WDMA2: timing = 0x2008d943; break;
case ATA_UDMA2: timing = 0x100bd943; break;
case ATA_UDMA4: timing = 0x100fd943; break;
default: timing = 0x0120d9d9;
}
}
break; }
}
SetPciConfig4(0x40 + (dev<<2), timing);
} // end hpt_timing()
#define FIT(v,min,max) (((v)>(max)?(max):(v))<(min)?(min):(v))
VOID
NTAPI
via82c_timing(
IN PHW_DEVICE_EXTENSION deviceExtension,
IN ULONG dev, // physical device number (0-3)
IN CHAR mode
)
{
PVOID HwDeviceExtension = (PVOID)deviceExtension;
ULONG slotNumber = deviceExtension->slotNumber;
ULONG SystemIoBusNumber = deviceExtension->SystemIoBusNumber;
// Newer chips dislike this:
if(/*!(deviceExtension->HwFlags & VIAAST)*/
deviceExtension->MaxTransferMode < ATA_UDMA6) {
return;
}
USHORT T = 1000 / /* PciBusClockMHz()*/ 33;
USHORT setup = 0;
USHORT active = 0;
USHORT recover = 0;
USHORT cycle = 0;
UCHAR t;
switch(mode) {
default:
case ATA_PIO0: setup = 70; active = 165; recover = 150; cycle = 600; break;
case ATA_PIO1: setup = 50; active = 125; recover = 100; cycle = 383; break;
case ATA_PIO2: setup = 30; active = 100; recover = 90; cycle = 240; break;
case ATA_PIO3: setup = 30; active = 80; recover = 70; cycle = 180; break;
case ATA_PIO4: setup = 25; active = 70; recover = 25; cycle = 120; break;
case ATA_PIO5: setup = 20; active = 50; recover = 30; cycle = 100; break;
}
setup = (setup -1)/(T+1);
active = (active -1)/(T+1);
recover = (recover-1)/(T+1);
cycle = (cycle -1)/(T+1);
if (active + recover < cycle) {
active += (cycle - (active + recover)) / 2;
recover = cycle - active;
}
/* PIO address setup */
GetPciConfig1(0x4c, t);
t = (t & ~(3 << ((3 - dev) << 1))) | (FIT(setup - 1, 0, 3) << ((3 - dev) << 1));
SetPciConfig1(0x4c, t);
/* PIO active & recover */
SetPciConfig1(0x4b-dev, (FIT(active - 1, 0, 0xf) << 4) | FIT(recover - 1, 0, 0xf) );
} // end via82c_timing()
Reference in a new issue View git blame Copy permalink