Intravision/reactos
1
0
Fork 0
mirror of https://github.com/reactos/reactos.git synced 2025-08-03 15:36:04 +00:00
Code Issues Projects Releases Packages Wiki Activity

[HAL]: Implement partly HalpFixupPciSupportedRanges to detect PCI Bridges, and PCI-to-PCI Bridges. The point is we want buses to be cramped down to the addresses supported by the parent bus/bridge. This is NOT currently done, so we warn users of these systems.

Browse source 
svn path=/trunk/; revision=47664
This commit is contained in:
Sir Richard 2010-06-07 16:15:01 +00:00
parent 9ef2a02386
commit f098f2ae2b
1 changed files with 63 additions and 8 deletions
Download patch file Download diff file Expand all files Collapse all files

71
reactos/hal/halx86/generic/legacy/bussupp.c
View file

@ -533,16 +533,70 @@ HalpGetPciBridgeConfig(IN ULONG PciType,
IN PUCHAR MaxPciBus) IN PUCHAR MaxPciBus)
{ {
/* Not yet implemented */ /* Not yet implemented */
if (!WarningsGiven[3]++) DbgPrint("HAL: Not checking for PCI-to-PCI Bridges. Your hardware may malfunction!\n"); if (!WarningsGiven[2]++) DbgPrint("HAL: Not checking for PCI-to-PCI Bridges. Your hardware may malfunction!\n");
return FALSE; return FALSE;
} }
VOID VOID
NTAPI NTAPI
HalpFixupPciSupportedRanges(IN ULONG MaxBuses) HalpFixupPciSupportedRanges(IN ULONG BusCount)
{ {
/* Not yet implemented */ ULONG i;
if (!WarningsGiven[4]++) DbgPrint("HAL: Not adjusting Bridge-to-Child PCI Address Ranges. Your hardware may malfunction!\n"); PBUS_HANDLER Bus, ParentBus;
/* Loop all buses */
for (i = 0; i < BusCount; i++)
{
/* Get PCI bus handler */
Bus = HalHandlerForBus(PCIBus, i);
/* Loop all parent buses */
ParentBus = Bus->ParentHandler;
while (ParentBus)
{
/* Should merge addresses */
if (!WarningsGiven[0]++) DPRINT1("Found parent bus (indicating PCI Bridge). This is not supported!\n");
/* Check the next parent */
ParentBus = ParentBus->ParentHandler;
}
}
/* Loop all buses again */
for (i = 0; i < BusCount; i++)
{
/* Get PCI bus handler */
Bus = HalHandlerForBus(PCIBus, i);
/* Check if this is a PCI 2.2 Bus with Subtractive Decode */
if (!((PPCIPBUSDATA)Bus->BusData)->Subtractive)
{
/* Loop all parent buses */
ParentBus = Bus->ParentHandler;
while (ParentBus)
{
/* But check only PCI parent buses specifically */
if (ParentBus->InterfaceType == PCIBus)
{
/* Should trim addresses */
if (!WarningsGiven[1]++) DPRINT1("Found parent PCI Bus (indicating PCI-to-PCI Bridge). This is not supported!\n");
}
/* Check the next parent */
ParentBus = ParentBus->ParentHandler;
}
}
}
/* Loop buses one last time */
for (i = 0; i < BusCount; i++)
{
/* Get the PCI bus handler */
Bus = HalHandlerForBus(PCIBus, i);
/* Sort and combine (trim) bus address range information */
DPRINT("Warning: Bus addresses not being optimized!\n");
}
} }
#endif #endif
@ -671,12 +725,12 @@ HalpInitializePciBus(VOID)
if (PciData->u.type1.InterruptLine < 16) if (PciData->u.type1.InterruptLine < 16)
{ {
/* Is this an IDE device? */ /* Is this an IDE device? */
DbgPrint("HAL: Found PCI device with IRQ line\n");
if (!HalpIsIdeDevice(PciData)) if (!HalpIsIdeDevice(PciData))
{ {
/* We'll mask out this interrupt then */ /* We'll mask out this interrupt then */
DbgPrint("HAL: Device is not an IDE Device. Should be masking IRQ %d! This is not supported!\n", DPRINT1("HAL: Device %lx:%lx is not an IDE Device. Should be masking IRQ %d! This is not supported!\n",
PciData->u.type1.InterruptLine); PciData->VendorID, PciData->DeviceID,
PciData->u.type1.InterruptLine);
HalpPciIrqMask |= (1 << PciData->u.type1.InterruptLine); HalpPciIrqMask |= (1 << PciData->u.type1.InterruptLine);
} }
} }
@ -722,7 +776,8 @@ HalpInitializePciBus(VOID)
HALP_CARD_FEATURE_FULL_DECODE)) HALP_CARD_FEATURE_FULL_DECODE))
{ {
/* We'll do chipset checks later */ /* We'll do chipset checks later */
DbgPrint("HAL: Recognized a PCI Card with Extended Address Decoding. This is not supported!\n"); DPRINT1("Your %lx:%lx PCI device has Extended Address Decoding. This is not supported!\n",
PciData->VendorID, PciData->DeviceID);
ExtendedAddressDecoding = TRUE; ExtendedAddressDecoding = TRUE;
} }
} }