Intravision/reactos
1
0
Fork 0
mirror of https://github.com/reactos/reactos.git synced 2024-07-07 21:25:05 +00:00
Code Issues Packages Projects Releases Wiki Activity

[FAST486]

Browse source 
Implement opcode 0xDE (New instructions: FADDP, FMULP, FCOMPP, FSUBRP, FSUBP, FDIVRP and FDIVP).
Fix a bug in the 0xD8/0xDC opcode handler.


svn path=/trunk/; revision=65934
This commit is contained in:
Aleksandar Andrejevic 2015-01-01 19:20:44 +00:00
parent 62af7c6673
commit cc0c2313c3
1 changed files with 138 additions and 15 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

153
reactos/lib/fast486/fpu.c
View file

@ -423,6 +423,13 @@ FAST486_OPCODE_HANDLER(Fast486FpuOpcodeD8DC)
#ifndef FAST486_NO_FPU #ifndef FAST486_NO_FPU
if (FPU_GET_TAG(0) == FPU_TAG_EMPTY)
{
/* Invalid operation */
State->FpuStatus.Ie = TRUE;
return;
}
if (ModRegRm.Memory) if (ModRegRm.Memory)
{ {
/* Load the source operand from memory */ /* Load the source operand from memory */
@ -459,28 +466,35 @@ FAST486_OPCODE_HANDLER(Fast486FpuOpcodeD8DC)
} }
SourceOperand = &MemoryData; SourceOperand = &MemoryData;
/* The destination operand is ST0 */
DestOperand = &FPU_ST(0);
} }
else else
{ {
/* Load the source operand from an FPU register */
SourceOperand = &FPU_ST(ModRegRm.SecondRegister);
if (FPU_GET_TAG(ModRegRm.SecondRegister) == FPU_TAG_EMPTY) if (FPU_GET_TAG(ModRegRm.SecondRegister) == FPU_TAG_EMPTY)
{ {
/* Invalid operation */ /* Invalid operation */
State->FpuStatus.Ie = TRUE; State->FpuStatus.Ie = TRUE;
return; return;
} }
}
/* The destination operand is always ST0 */ if (Opcode == 0xDC)
DestOperand = &FPU_ST(0); {
/* The source operand is ST0 */
SourceOperand = &FPU_ST(0);
if (FPU_GET_TAG(0) == FPU_TAG_EMPTY) /* Load the destination operand from an FPU register */
{ DestOperand = &FPU_ST(ModRegRm.SecondRegister);
/* Invalid operation */ }
State->FpuStatus.Ie = TRUE; else
return; {
/* Load the source operand from an FPU register */
SourceOperand = &FPU_ST(ModRegRm.SecondRegister);
/* The destination operand is ST0 */
DestOperand = &FPU_ST(0);
}
} }
/* Check the operation */ /* Check the operation */
@ -912,6 +926,8 @@ FAST486_OPCODE_HANDLER(Fast486FpuOpcodeDE)
{ {
FAST486_MOD_REG_RM ModRegRm; FAST486_MOD_REG_RM ModRegRm;
BOOLEAN AddressSize = State->SegmentRegs[FAST486_REG_CS].Size; BOOLEAN AddressSize = State->SegmentRegs[FAST486_REG_CS].Size;
PFAST486_FPU_DATA_REG SourceOperand, DestOperand;
BOOLEAN PopStack = FALSE;
/* Get the operands */ /* Get the operands */
if (!Fast486ParseModRegRm(State, AddressSize, &ModRegRm)) if (!Fast486ParseModRegRm(State, AddressSize, &ModRegRm))
@ -923,10 +939,117 @@ FAST486_OPCODE_HANDLER(Fast486FpuOpcodeDE)
FPU_CHECK(); FPU_CHECK();
#ifndef FAST486_NO_FPU #ifndef FAST486_NO_FPU
// TODO: NOT IMPLEMENTED
UNIMPLEMENTED; if (FPU_GET_TAG(0) == FPU_TAG_EMPTY)
#else {
/* Do nothing */ /* Invalid operation */
State->FpuStatus.Ie = TRUE;
return;
}
if (ModRegRm.Memory)
{
SHORT Value;
FAST486_FPU_DATA_REG MemoryData;
/* Load the source operand from memory */
if (!Fast486ReadModrmWordOperands(State, &ModRegRm, NULL, (PUSHORT)&Value))
{
/* Exception occurred */
return;
}
Fast486FpuFromInteger(State, (LONGLONG)Value, &MemoryData);
SourceOperand = &MemoryData;
/* The destination operand is ST0 */
DestOperand = &FPU_ST(0);
}
else
{
/* FCOMPP check */
if ((ModRegRm.Register == 3) && (ModRegRm.SecondRegister != 1))
{
/* Invalid */
Fast486Exception(State, FAST486_EXCEPTION_UD);
return;
}
/* The source operand is ST0 */
SourceOperand = &FPU_ST(0);
/* Load the destination operand from a register */
DestOperand = &FPU_ST(ModRegRm.SecondRegister);
if (FPU_GET_TAG(ModRegRm.SecondRegister) == FPU_TAG_EMPTY)
{
/* Invalid operation */
State->FpuStatus.Ie = TRUE;
return;
}
PopStack = TRUE;
}
/* Check the operation */
switch (ModRegRm.Register)
{
/* FIADD / FADDP */
case 0:
{
Fast486FpuAdd(State, DestOperand, SourceOperand, DestOperand);
break;
}
/* FIMUL / FMULP */
case 1:
{
Fast486FpuMultiply(State, DestOperand, SourceOperand, DestOperand);
break;
}
/* FICOM / FCOMP */
case 2:
/* FICOMP / FCOMPP */
case 3:
{
Fast486FpuCompare(State, DestOperand, SourceOperand);
if (ModRegRm.Register == 3) Fast486FpuPop(State);
break;
}
/* FISUB / FSUBRP */
case 4:
{
Fast486FpuSubtract(State, DestOperand, SourceOperand, DestOperand);
break;
}
/* FISUBR / FSUBP */
case 5:
{
Fast486FpuSubtract(State, SourceOperand, DestOperand, DestOperand);
break;
}
/* FIDIV / FDIVRP */
case 6:
{
Fast486FpuDivide(State, DestOperand, SourceOperand, DestOperand);
break;
}
/* FIDIVR / FDIVP */
case 7:
{
Fast486FpuDivide(State, SourceOperand, DestOperand, DestOperand);
break;
}
}
if (PopStack) Fast486FpuPop(State);
#endif #endif
} }