[PCIIDEX] Increase command port length to 8 from 7. CORE-9922 (#2711)

Co-Authored-By: Vadim Galyant <vgal@rambler.ru>
This commit is contained in:
Serge Gautherie 2020-05-07 09:16:18 +02:00 committed by GitHub
parent 7c81fb8f56
commit 8ae1702a16
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23

View file

@ -257,10 +257,10 @@ PciIdeXPdoQueryResourceRequirements(
Descriptor->Flags = CM_RESOURCE_PORT_IO |
CM_RESOURCE_PORT_16_BIT_DECODE |
CM_RESOURCE_PORT_POSITIVE_DECODE;
Descriptor->u.Port.Length = 7;
Descriptor->u.Port.Length = 8;
Descriptor->u.Port.Alignment = 1;
Descriptor->u.Port.MinimumAddress.QuadPart = (ULONGLONG)CommandPortBase;
Descriptor->u.Port.MaximumAddress.QuadPart = (ULONGLONG)(CommandPortBase + 7 - 1);
Descriptor->u.Port.MaximumAddress.QuadPart = (ULONGLONG)(CommandPortBase + Descriptor->u.Port.Length - 1);
Descriptor++;
/* Control port base */
@ -273,7 +273,7 @@ PciIdeXPdoQueryResourceRequirements(
Descriptor->u.Port.Length = 1;
Descriptor->u.Port.Alignment = 1;
Descriptor->u.Port.MinimumAddress.QuadPart = (ULONGLONG)ControlPortBase;
Descriptor->u.Port.MaximumAddress.QuadPart = (ULONGLONG)(ControlPortBase + 1 - 1);
Descriptor->u.Port.MaximumAddress.QuadPart = (ULONGLONG)(ControlPortBase + Descriptor->u.Port.Length - 1);
Descriptor++;
/* Interrupt */