Intravision/reactos
1
0
Fork 0
mirror of https://github.com/reactos/reactos.git synced 2024-12-27 17:44:45 +00:00
Code Issues Projects Releases Packages Wiki Activity

Register handler for PCI bus 2.

Browse source 
svn path=/trunk/; revision=11663
This commit is contained in:
Eric Kohl 2004-11-15 09:18:19 +00:00
parent be441ae62f
commit 3b5c8f81f3
1 changed files with 17 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

18
reactos/hal/halx86/pci.c
View file

@ -1,4 +1,4 @@
/* $Id: pci.c,v 1.13 2004/11/01 14:37:19 hbirr Exp $
/* $Id: pci.c,v 1.14 2004/11/15 09:18:19 ekohl Exp $
*
* COPYRIGHT: See COPYING in the top level directory
* PROJECT: ReactOS kernel
@ -778,6 +778,22 @@ HalpInitPciBus(VOID)
BusHandler->TranslateBusAddress =
(pTranslateBusAddress)HalpTranslatePciAddress;
// BusHandler->AdjustResourceList =
// (pGetSetBusData)HalpAdjustPciResourceList;
BusHandler->AssignSlotResources =
(pAssignSlotResources)HalpAssignPciSlotResources;
/* PCI bus (bus 2) handler */
BusHandler = HalpAllocateBusHandler(PCIBus,
PCIConfiguration,
2);
BusHandler->GetBusData = (pGetSetBusData)HalpGetPciData;
BusHandler->SetBusData = (pGetSetBusData)HalpSetPciData;
BusHandler->GetInterruptVector =
(pGetInterruptVector)HalpGetPciInterruptVector;
BusHandler->TranslateBusAddress =
(pTranslateBusAddress)HalpTranslatePciAddress;
// BusHandler->AdjustResourceList =
// (pGetSetBusData)HalpAdjustPciResourceList;
BusHandler->AssignSlotResources =
(pAssignSlotResources)HalpAssignPciSlotResources;