Intravision/reactos
1
0
Fork 0
mirror of https://github.com/reactos/reactos.git synced 2024-12-27 01:24:38 +00:00
Code Issues Projects Releases Packages Wiki Activity

[HALX86] Fix SYNCH_LEVEL differences between UP and SMP in HAL (#5874)

Browse source 
First step to fixing the multiprocessor kernel when booting on a single core.
This commit is contained in:
Justin Miller 2024-01-20 06:26:59 -08:00 committed by GitHub
parent 9c1cfe0587
commit 3306a16e84
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
2 changed files with 15 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

8
hal/halx86/generic/buildtype.c
View file

@ -1,7 +1,7 @@
/* /*
* PROJECT: ReactOS Hardware Abstraction Layer * PROJECT: ReactOS Hardware Abstraction Layer
* LICENSE: GPL-2.0-or-later (https://spdx.org/licenses/GPL-2.0-or-later) * LICENSE: GPL-2.0-or-later (https://spdx.org/licenses/GPL-2.0-or-later)
* PURPOSE: Defines HalpBuildType for either UP or SMP * PURPOSE: Defines differences for either UP or SMP
* COPYRIGHT: Copyright 2021 Timo Kreuzer <timo.kreuzer@reactos.org> * COPYRIGHT: Copyright 2021 Timo Kreuzer <timo.kreuzer@reactos.org>
*/ */
@ -12,3 +12,9 @@
/* GLOBALS ******************************************************************/ /* GLOBALS ******************************************************************/
const USHORT HalpBuildType = HAL_BUILD_TYPE; const USHORT HalpBuildType = HAL_BUILD_TYPE;
#ifdef CONFIG_SMP
KIRQL HalpIrqlSynchLevel = IPI_LEVEL - 2;
#else
KIRQL HalpIrqlSynchLevel = DISPATCH_LEVEL;
#endif

8
hal/halx86/include/halp.h
View file

@ -10,6 +10,14 @@
#define HAL_BUILD_TYPE ((DBG ? PRCB_BUILD_DEBUG : 0) | PRCB_BUILD_UNIPROCESSOR) #define HAL_BUILD_TYPE ((DBG ? PRCB_BUILD_DEBUG : 0) | PRCB_BUILD_UNIPROCESSOR)
#endif #endif
/* Don't include this in freeloader */
#ifndef _BLDR_
extern KIRQL HalpIrqlSynchLevel;
#undef SYNCH_LEVEL
#define SYNCH_LEVEL HalpIrqlSynchLevel
#endif
typedef struct _HAL_BIOS_FRAME typedef struct _HAL_BIOS_FRAME
{ {
ULONG SegSs; ULONG SegSs;