2006-09-01 03:05:30 +00:00
|
|
|
/*
|
|
|
|
* PROJECT: ReactOS Kernel
|
|
|
|
* LICENSE: GPL - See COPYING in the top level directory
|
|
|
|
* FILE: ntoskrnl/ke/i386/cpu.c
|
|
|
|
* PURPOSE: Routines for CPU-level support
|
|
|
|
* PROGRAMMERS: Alex Ionescu (alex.ionescu@reactos.org)
|
|
|
|
*/
|
|
|
|
|
|
|
|
/* INCLUDES *****************************************************************/
|
|
|
|
|
|
|
|
#include <ntoskrnl.h>
|
|
|
|
#define NDEBUG
|
|
|
|
#include <debug.h>
|
|
|
|
|
|
|
|
/* FIXME: Local EFLAGS defines not used anywhere else */
|
|
|
|
#define EFLAGS_IOPL 0x3000
|
|
|
|
#define EFLAGS_NF 0x4000
|
|
|
|
#define EFLAGS_RF 0x10000
|
|
|
|
#define EFLAGS_ID 0x200000
|
|
|
|
|
|
|
|
/* GLOBALS *******************************************************************/
|
|
|
|
|
2006-09-03 06:51:03 +00:00
|
|
|
/* The Boot TSS */
|
|
|
|
KTSS KiBootTss;
|
|
|
|
|
|
|
|
/* The TSS to use for Double Fault Traps (INT 0x9) */
|
|
|
|
UCHAR KiDoubleFaultTSS[KTSS_IO_MAPS];
|
|
|
|
|
2006-09-03 17:18:08 +00:00
|
|
|
/* The TSS to use for NMI Fault Traps (INT 0x2) */
|
|
|
|
UCHAR KiNMITSS[KTSS_IO_MAPS];
|
|
|
|
|
2006-09-03 07:13:02 +00:00
|
|
|
/* The Boot GDT (FIXME: should have more entries */
|
|
|
|
KGDTENTRY KiBootGdt[12] =
|
|
|
|
{
|
|
|
|
{0x0000, 0x0000, {{0x00, 0x00, 0x00, 0x00}}}, /* KGDT_NULL */
|
|
|
|
{0xffff, 0x0000, {{0x00, 0x9a, 0xcf, 0x00}}}, /* KGDT_R0_CODE */
|
|
|
|
{0xffff, 0x0000, {{0x00, 0x92, 0xcf, 0x00}}}, /* KGDT_R0_DATA */
|
|
|
|
{0xffff, 0x0000, {{0x00, 0xfa, 0xcf, 0x00}}}, /* KGDT_R3_CODE */
|
|
|
|
{0xffff, 0x0000, {{0x00, 0xf2, 0xcf, 0x00}}}, /* KGDT_R3_DATA*/
|
|
|
|
{0x0000, 0x0000, {{0x00, 0x00, 0x00, 0x00}}}, /* KGDT_TSS */
|
|
|
|
{0x0fff, 0x0000, {{0x00, 0x92, 0x00, 0xff}}}, /* KGDT_R0_PCR */
|
|
|
|
{0x0fff, 0x0000, {{0x00, 0xf2, 0x00, 0x00}}}, /* KGDT_R3_TEB */
|
|
|
|
{0x0000, 0x0000, {{0x00, 0x00, 0x00, 0x00}}}, /* KGDT_UNUSED */
|
|
|
|
{0x0000, 0x0000, {{0x00, 0x00, 0x00, 0x00}}}, /* KGDT_LDT */
|
|
|
|
{0x0000, 0x0000, {{0x00, 0x00, 0x00, 0x00}}}, /* KGDT_DF_TSS */
|
|
|
|
{0x0000, 0x0000, {{0x00, 0x00, 0x00, 0x00}}} /* KGDT_NMI_TSS */
|
|
|
|
};
|
|
|
|
|
|
|
|
/* GDT Descriptor */
|
|
|
|
KDESCRIPTOR KiGdtDescriptor = {sizeof(KiBootGdt), (ULONG)KiBootGdt};
|
|
|
|
|
|
|
|
/* CPU Features and Flags */
|
2006-09-01 03:05:30 +00:00
|
|
|
ULONG KeI386CpuType;
|
|
|
|
ULONG KeI386CpuStep;
|
|
|
|
ULONG KeProcessorArchitecture;
|
|
|
|
ULONG KeProcessorLevel;
|
|
|
|
ULONG KeProcessorRevision;
|
|
|
|
ULONG KeFeatureBits;
|
|
|
|
ULONG KiFastSystemCallDisable = 1;
|
|
|
|
ULONG KeI386NpxPresent = 0;
|
2006-10-04 05:29:30 +00:00
|
|
|
ULONG KiMXCsrMask = 0;
|
2006-09-01 03:05:30 +00:00
|
|
|
ULONG MxcsrFeatureMask = 0;
|
|
|
|
ULONG KeI386XMMIPresent = 0;
|
|
|
|
ULONG KeI386FxsrPresent = 0;
|
2006-09-30 05:42:22 +00:00
|
|
|
ULONG KeI386MachineType;
|
2006-09-01 03:05:30 +00:00
|
|
|
ULONG Ke386Pae = FALSE;
|
|
|
|
ULONG Ke386NoExecute = FALSE;
|
2006-09-03 21:06:30 +00:00
|
|
|
ULONG KeLargestCacheLine = 0x40;
|
|
|
|
ULONG KeDcacheFlushCount = 0;
|
|
|
|
ULONG KeIcacheFlushCount = 0;
|
|
|
|
ULONG KiDmaIoCoherency = 0;
|
|
|
|
CHAR KeNumberProcessors;
|
|
|
|
KAFFINITY KeActiveProcessors = 1;
|
2006-10-04 05:29:30 +00:00
|
|
|
BOOLEAN KiI386PentiumLockErrataPresent;
|
|
|
|
BOOLEAN KiSMTProcessorsPresent;
|
2006-09-01 03:05:30 +00:00
|
|
|
|
2006-09-03 07:13:02 +00:00
|
|
|
/* CPU Signatures */
|
2006-10-15 13:07:03 +00:00
|
|
|
static const CHAR CmpIntelID[] = "GenuineIntel";
|
|
|
|
static const CHAR CmpAmdID[] = "AuthenticAMD";
|
|
|
|
static const CHAR CmpCyrixID[] = "CyrixInstead";
|
|
|
|
static const CHAR CmpTransmetaID[] = "GenuineTMx86";
|
|
|
|
static const CHAR CmpCentaurID[] = "CentaurHauls";
|
|
|
|
static const CHAR CmpRiseID[] = "RiseRiseRise";
|
2006-09-01 03:05:30 +00:00
|
|
|
|
|
|
|
/* SUPPORT ROUTINES FOR MSVC COMPATIBILITY ***********************************/
|
|
|
|
|
|
|
|
VOID
|
|
|
|
NTAPI
|
2006-10-15 13:07:03 +00:00
|
|
|
CPUID(OUT ULONG CpuInfo[4],
|
2006-09-01 03:05:30 +00:00
|
|
|
IN ULONG InfoType)
|
|
|
|
{
|
|
|
|
Ki386Cpuid(InfoType, &CpuInfo[0], &CpuInfo[1], &CpuInfo[2], &CpuInfo[3]);
|
|
|
|
}
|
|
|
|
|
|
|
|
VOID
|
|
|
|
WRMSR(IN ULONG Register,
|
|
|
|
IN LONGLONG Value)
|
|
|
|
{
|
|
|
|
LARGE_INTEGER LargeVal;
|
|
|
|
LargeVal.QuadPart = Value;
|
|
|
|
Ke386Wrmsr(Register, LargeVal.HighPart, LargeVal.LowPart);
|
|
|
|
}
|
|
|
|
|
|
|
|
LONGLONG
|
|
|
|
RDMSR(IN ULONG Register)
|
|
|
|
{
|
|
|
|
LARGE_INTEGER LargeVal;
|
|
|
|
Ke386Rdmsr(Register, LargeVal.HighPart, LargeVal.LowPart);
|
|
|
|
return LargeVal.QuadPart;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* FUNCTIONS *****************************************************************/
|
|
|
|
|
|
|
|
VOID
|
|
|
|
NTAPI
|
|
|
|
KiSetProcessorType(VOID)
|
|
|
|
{
|
|
|
|
ULONG EFlags, NewEFlags;
|
|
|
|
ULONG Reg[4];
|
|
|
|
ULONG Stepping, Type;
|
|
|
|
|
|
|
|
/* Start by assuming no CPUID data */
|
|
|
|
KeGetCurrentPrcb()->CpuID = 0;
|
|
|
|
|
|
|
|
/* Save EFlags */
|
|
|
|
Ke386SaveFlags(EFlags);
|
|
|
|
|
|
|
|
/* XOR out the ID bit and update EFlags */
|
|
|
|
NewEFlags = EFlags ^ EFLAGS_ID;
|
|
|
|
Ke386RestoreFlags(NewEFlags);
|
|
|
|
|
|
|
|
/* Get them back and see if they were modified */
|
|
|
|
Ke386SaveFlags(NewEFlags);
|
|
|
|
if (NewEFlags != EFlags)
|
|
|
|
{
|
|
|
|
/* The modification worked, so CPUID exists. Set the ID Bit again. */
|
|
|
|
EFlags |= EFLAGS_ID;
|
|
|
|
Ke386RestoreFlags(EFlags);
|
|
|
|
|
|
|
|
/* Peform CPUID 0 to see if CPUID 1 is supported */
|
|
|
|
CPUID(Reg, 0);
|
|
|
|
if (Reg[0] > 0)
|
|
|
|
{
|
|
|
|
/* Do CPUID 1 now */
|
|
|
|
CPUID(Reg, 1);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Get the Stepping and Type. The stepping contains both the
|
|
|
|
* Model and the Step, while the Type contains the returned Type.
|
|
|
|
* We ignore the family.
|
|
|
|
*
|
|
|
|
* For the stepping, we convert this: zzzzzzxy into this: x0y
|
|
|
|
*/
|
|
|
|
Stepping = Reg[0] & 0xF0;
|
|
|
|
Stepping <<= 4;
|
|
|
|
Stepping += (Reg[0] & 0xFF);
|
|
|
|
Stepping &= 0xF0F;
|
|
|
|
Type = Reg[0] & 0xF00;
|
|
|
|
Type >>= 8;
|
|
|
|
|
|
|
|
/* Save them in the PRCB */
|
|
|
|
KeGetCurrentPrcb()->CpuID = TRUE;
|
|
|
|
KeGetCurrentPrcb()->CpuType = (UCHAR)Type;
|
|
|
|
KeGetCurrentPrcb()->CpuStep = (USHORT)Stepping;
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
DPRINT1("CPUID Support lacking\n");
|
|
|
|
}
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
DPRINT1("CPUID Support lacking\n");
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Restore EFLAGS */
|
|
|
|
Ke386RestoreFlags(EFlags);
|
|
|
|
}
|
|
|
|
|
|
|
|
ULONG
|
|
|
|
NTAPI
|
|
|
|
KiGetCpuVendor(VOID)
|
|
|
|
{
|
|
|
|
PKPRCB Prcb = KeGetCurrentPrcb();
|
|
|
|
ULONG Vendor[5];
|
2006-10-15 12:41:48 +00:00
|
|
|
ULONG Temp;
|
2006-09-01 03:05:30 +00:00
|
|
|
|
|
|
|
/* Assume no Vendor ID and fail if no CPUID Support. */
|
|
|
|
Prcb->VendorString[0] = 0;
|
|
|
|
if (!Prcb->CpuID) return 0;
|
|
|
|
|
|
|
|
/* Get the Vendor ID and null-terminate it */
|
|
|
|
CPUID(Vendor, 0);
|
|
|
|
Vendor[4] = 0;
|
|
|
|
|
|
|
|
/* Re-arrange vendor string */
|
2006-10-15 12:41:48 +00:00
|
|
|
Temp = Vendor[2];
|
2006-09-01 03:05:30 +00:00
|
|
|
Vendor[2] = Vendor[3];
|
2006-10-15 12:41:48 +00:00
|
|
|
Vendor[3] = Temp;
|
2006-09-01 03:05:30 +00:00
|
|
|
|
|
|
|
/* Copy it to the PRCB and null-terminate it again */
|
|
|
|
RtlCopyMemory(Prcb->VendorString,
|
2006-10-15 12:50:30 +00:00
|
|
|
&Vendor[1],
|
2006-09-01 03:05:30 +00:00
|
|
|
sizeof(Prcb->VendorString) - sizeof(CHAR));
|
|
|
|
Prcb->VendorString[sizeof(Prcb->VendorString) - sizeof(CHAR)] = ANSI_NULL;
|
|
|
|
|
|
|
|
/* Now check the CPU Type */
|
|
|
|
if (!strcmp(Prcb->VendorString, CmpIntelID))
|
|
|
|
{
|
|
|
|
return CPU_INTEL;
|
|
|
|
}
|
|
|
|
else if (!strcmp(Prcb->VendorString, CmpAmdID))
|
|
|
|
{
|
|
|
|
return CPU_AMD;
|
|
|
|
}
|
|
|
|
else if (!strcmp(Prcb->VendorString, CmpCyrixID))
|
|
|
|
{
|
|
|
|
DPRINT1("Cyrix CPUs not fully supported\n");
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
else if (!strcmp(Prcb->VendorString, CmpTransmetaID))
|
|
|
|
{
|
|
|
|
DPRINT1("Transmeta CPUs not fully supported\n");
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
else if (!strcmp(Prcb->VendorString, CmpCentaurID))
|
|
|
|
{
|
|
|
|
DPRINT1("VIA CPUs not fully supported\n");
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
else if (!strcmp(Prcb->VendorString, CmpRiseID))
|
|
|
|
{
|
|
|
|
DPRINT1("Rise CPUs not fully supported\n");
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Invalid CPU */
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
ULONG
|
|
|
|
NTAPI
|
|
|
|
KiGetFeatureBits(VOID)
|
|
|
|
{
|
|
|
|
PKPRCB Prcb = KeGetCurrentPrcb();
|
|
|
|
ULONG Vendor;
|
|
|
|
ULONG FeatureBits = KF_WORKING_PTE;
|
|
|
|
ULONG Reg[4];
|
|
|
|
BOOLEAN ExtendedCPUID = TRUE;
|
|
|
|
ULONG CpuFeatures = 0;
|
|
|
|
|
|
|
|
/* Get the Vendor ID */
|
|
|
|
Vendor = KiGetCpuVendor();
|
|
|
|
|
|
|
|
/* Make sure we got a valid vendor ID at least. */
|
|
|
|
if (!Vendor) return FeatureBits;
|
|
|
|
|
|
|
|
/* Get the CPUID Info. Features are in Reg[3]. */
|
|
|
|
CPUID(Reg, 1);
|
|
|
|
|
2006-10-04 05:29:30 +00:00
|
|
|
/* Set the initial APIC ID */
|
|
|
|
Prcb->InitialApicId = (UCHAR)(Reg[1] >> 24);
|
|
|
|
|
2006-09-01 03:05:30 +00:00
|
|
|
/* Check for AMD CPU */
|
|
|
|
if (Vendor == CPU_AMD)
|
|
|
|
{
|
|
|
|
/* Check if this is a K5 or higher. */
|
|
|
|
if ((Reg[0] & 0x0F00) >= 0x0500)
|
|
|
|
{
|
|
|
|
/* Check if this is a K5 specifically. */
|
|
|
|
if ((Reg[0] & 0x0F00) == 0x0500)
|
|
|
|
{
|
|
|
|
/* Get the Model Number */
|
|
|
|
switch (Reg[0] & 0x00F0)
|
|
|
|
{
|
|
|
|
/* Check if this is the Model 1 */
|
|
|
|
case 0x0010:
|
|
|
|
|
|
|
|
/* Check if this is Step 0 or 1. They don't support PGE */
|
|
|
|
if ((Reg[0] & 0x000F) > 0x03) break;
|
|
|
|
|
|
|
|
case 0x0000:
|
|
|
|
|
|
|
|
/* Model 0 doesn't support PGE at all. */
|
|
|
|
Reg[3] &= ~0x2000;
|
|
|
|
break;
|
|
|
|
|
|
|
|
case 0x0080:
|
|
|
|
|
|
|
|
/* K6-2, Step 8 and over have support for MTRR. */
|
|
|
|
if ((Reg[0] & 0x000F) >= 0x8) FeatureBits |= KF_AMDK6MTRR;
|
|
|
|
break;
|
|
|
|
|
|
|
|
case 0x0090:
|
|
|
|
|
|
|
|
/* As does the K6-3 */
|
|
|
|
FeatureBits |= KF_AMDK6MTRR;
|
|
|
|
break;
|
|
|
|
|
|
|
|
default:
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
2006-10-04 05:48:46 +00:00
|
|
|
/* Families below 5 don't support PGE, PSE or CMOV at all */
|
2006-09-01 03:05:30 +00:00
|
|
|
Reg[3] &= ~(0x08 | 0x2000 | 0x8000);
|
|
|
|
|
|
|
|
/* They also don't support advanced CPUID functions. */
|
|
|
|
ExtendedCPUID = FALSE;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Set the current features */
|
|
|
|
CpuFeatures = Reg[3];
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Now check if this is Intel */
|
|
|
|
if (Vendor == CPU_INTEL)
|
|
|
|
{
|
|
|
|
/* Check if it's a P6 */
|
|
|
|
if (Prcb->CpuType == 6)
|
|
|
|
{
|
|
|
|
/* Perform the special sequence to get the MicroCode Signature */
|
|
|
|
WRMSR(0x8B, 0);
|
|
|
|
CPUID(Reg, 1);
|
|
|
|
Prcb->UpdateSignature.QuadPart = RDMSR(0x8B);
|
|
|
|
}
|
|
|
|
else if (Prcb->CpuType == 5)
|
|
|
|
{
|
|
|
|
/* On P5, enable workaround for the LOCK errata. */
|
|
|
|
KiI386PentiumLockErrataPresent = TRUE;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Check for broken P6 with bad SMP PTE implementation */
|
|
|
|
if (((Reg[0] & 0x0FF0) == 0x0610 && (Reg[0] & 0x000F) <= 0x9) ||
|
|
|
|
((Reg[0] & 0x0FF0) == 0x0630 && (Reg[0] & 0x000F) <= 0x4))
|
|
|
|
{
|
|
|
|
/* Remove support for correct PTE support. */
|
|
|
|
FeatureBits &= ~KF_WORKING_PTE;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Set the current features */
|
|
|
|
CpuFeatures = Reg[3];
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Convert all CPUID Feature bits into our format */
|
|
|
|
if (CpuFeatures & 0x00000002) FeatureBits |= KF_V86_VIS | KF_CR4;
|
|
|
|
if (CpuFeatures & 0x00000008) FeatureBits |= KF_LARGE_PAGE | KF_CR4;
|
|
|
|
if (CpuFeatures & 0x00000010) FeatureBits |= KF_RDTSC;
|
|
|
|
if (CpuFeatures & 0x00000100) FeatureBits |= KF_CMPXCHG8B;
|
|
|
|
if (CpuFeatures & 0x00000800) FeatureBits |= KF_FAST_SYSCALL;
|
|
|
|
if (CpuFeatures & 0x00001000) FeatureBits |= KF_MTRR;
|
|
|
|
if (CpuFeatures & 0x00002000) FeatureBits |= KF_GLOBAL_PAGE | KF_CR4;
|
|
|
|
if (CpuFeatures & 0x00008000) FeatureBits |= KF_CMOV;
|
|
|
|
if (CpuFeatures & 0x00010000) FeatureBits |= KF_PAT;
|
|
|
|
if (CpuFeatures & 0x00800000) FeatureBits |= KF_MMX;
|
|
|
|
if (CpuFeatures & 0x01000000) FeatureBits |= KF_FXSR;
|
|
|
|
if (CpuFeatures & 0x02000000) FeatureBits |= KF_XMMI;
|
2006-10-04 05:29:30 +00:00
|
|
|
if (CpuFeatures & 0x04000000) FeatureBits |= KF_XMMI64;
|
|
|
|
|
|
|
|
/* Check if the CPU has hyper-threading */
|
|
|
|
if (CpuFeatures & 0x10000000)
|
|
|
|
{
|
|
|
|
/* Set the number of logical CPUs */
|
|
|
|
Prcb->LogicalProcessorsPerPhysicalProcessor = (UCHAR)(Reg[1] >> 16);
|
|
|
|
if (Prcb->LogicalProcessorsPerPhysicalProcessor > 1)
|
|
|
|
{
|
|
|
|
/* We're on dual-core */
|
|
|
|
KiSMTProcessorsPresent = TRUE;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
/* We only have a single CPU */
|
|
|
|
Prcb->LogicalProcessorsPerPhysicalProcessor = 1;
|
|
|
|
}
|
2006-09-01 03:05:30 +00:00
|
|
|
|
|
|
|
/* Check if CPUID 0x80000000 is supported */
|
|
|
|
if (ExtendedCPUID)
|
|
|
|
{
|
|
|
|
/* Do the call */
|
|
|
|
CPUID(Reg, 0x80000000);
|
|
|
|
if ((Reg[0] & 0xffffff00) == 0x80000000)
|
|
|
|
{
|
|
|
|
/* Check if CPUID 0x80000001 is supported */
|
|
|
|
if (Reg[0] >= 0x80000001)
|
|
|
|
{
|
|
|
|
/* Check which extended features are available. */
|
|
|
|
CPUID(Reg, 0x80000001);
|
|
|
|
|
|
|
|
/* Now handle each features for each CPU Vendor */
|
|
|
|
switch (Vendor)
|
|
|
|
{
|
|
|
|
case CPU_AMD:
|
|
|
|
if (Reg[3] & 0x80000000) FeatureBits |= KF_3DNOW;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Return the Feature Bits */
|
|
|
|
return FeatureBits;
|
|
|
|
}
|
|
|
|
|
|
|
|
VOID
|
|
|
|
NTAPI
|
|
|
|
KiGetCacheInformation(VOID)
|
|
|
|
{
|
|
|
|
PKIPCR Pcr = (PKIPCR)KeGetPcr();
|
|
|
|
ULONG Vendor;
|
|
|
|
ULONG Data[4];
|
|
|
|
ULONG CacheRequests = 0, i;
|
|
|
|
ULONG CurrentRegister;
|
|
|
|
UCHAR RegisterByte;
|
|
|
|
BOOLEAN FirstPass = TRUE;
|
|
|
|
|
|
|
|
/* Set default L2 size */
|
|
|
|
Pcr->SecondLevelCacheSize = 0;
|
|
|
|
|
|
|
|
/* Get the Vendor ID and make sure we support CPUID */
|
|
|
|
Vendor = KiGetCpuVendor();
|
|
|
|
if (!Vendor) return;
|
|
|
|
|
|
|
|
/* Check the Vendor ID */
|
|
|
|
switch (Vendor)
|
|
|
|
{
|
|
|
|
/* Handle Intel case */
|
|
|
|
case CPU_INTEL:
|
|
|
|
|
|
|
|
/*Check if we support CPUID 2 */
|
|
|
|
CPUID(Data, 0);
|
|
|
|
if (Data[0] >= 2)
|
|
|
|
{
|
|
|
|
/* We need to loop for the number of times CPUID will tell us to */
|
|
|
|
do
|
|
|
|
{
|
|
|
|
/* Do the CPUID call */
|
|
|
|
CPUID(Data, 2);
|
|
|
|
|
|
|
|
/* Check if it was the first call */
|
|
|
|
if (FirstPass)
|
|
|
|
{
|
|
|
|
/*
|
|
|
|
* The number of times to loop is the first byte. Read
|
|
|
|
* it and then destroy it so we don't get confused.
|
|
|
|
*/
|
|
|
|
CacheRequests = Data[0] & 0xFF;
|
|
|
|
Data[0] &= 0xFFFFFF00;
|
|
|
|
|
|
|
|
/* Don't go over this again */
|
|
|
|
FirstPass = FALSE;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Loop all 4 registers */
|
|
|
|
for (i = 0; i < 4; i++)
|
|
|
|
{
|
|
|
|
/* Get the current register */
|
|
|
|
CurrentRegister = Data[i];
|
|
|
|
|
|
|
|
/*
|
|
|
|
* If the upper bit is set, then this register should
|
|
|
|
* be skipped.
|
|
|
|
*/
|
|
|
|
if (CurrentRegister & 0x80000000) continue;
|
|
|
|
|
|
|
|
/* Keep looping for every byte inside this register */
|
|
|
|
while (CurrentRegister)
|
|
|
|
{
|
|
|
|
/* Read a byte, skip a byte. */
|
|
|
|
RegisterByte = (UCHAR)(CurrentRegister & 0xFF);
|
|
|
|
CurrentRegister >>= 8;
|
|
|
|
if (!RegisterByte) continue;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Valid values are from 0x40 (0 bytes) to 0x49
|
|
|
|
* (32MB), or from 0x80 to 0x89 (same size but
|
|
|
|
* 8-way associative.
|
|
|
|
*/
|
|
|
|
if (((RegisterByte > 0x40) &&
|
|
|
|
(RegisterByte <= 0x49)) ||
|
|
|
|
((RegisterByte > 0x80) &&
|
|
|
|
(RegisterByte <= 0x89)))
|
|
|
|
{
|
|
|
|
/* Mask out only the first nibble */
|
|
|
|
RegisterByte &= 0x0F;
|
|
|
|
|
|
|
|
/* Set the L2 Cache Size */
|
|
|
|
Pcr->SecondLevelCacheSize = 0x10000 <<
|
|
|
|
RegisterByte;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
} while (--CacheRequests);
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
|
|
|
|
case CPU_AMD:
|
|
|
|
|
|
|
|
/* FIXME */
|
|
|
|
DPRINT1("Not handling AMD caches yet\n");
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
VOID
|
|
|
|
NTAPI
|
|
|
|
KiSetCR0Bits(VOID)
|
|
|
|
{
|
|
|
|
ULONG Cr0;
|
|
|
|
|
|
|
|
/* Save current CR0 */
|
2006-10-25 17:15:11 +00:00
|
|
|
Cr0 = __readcr0();
|
2006-09-01 03:05:30 +00:00
|
|
|
|
|
|
|
/* If this is a 486, enable Write-Protection */
|
|
|
|
if (KeGetCurrentPrcb()->CpuType > 3) Cr0 |= CR0_WP;
|
|
|
|
|
|
|
|
/* Set new Cr0 */
|
2006-10-25 17:15:11 +00:00
|
|
|
__writecr0(Cr0);
|
2006-09-01 03:05:30 +00:00
|
|
|
}
|
|
|
|
|
2006-09-03 06:51:03 +00:00
|
|
|
VOID
|
|
|
|
NTAPI
|
|
|
|
KiInitializeTSS2(IN PKTSS Tss,
|
|
|
|
IN PKGDTENTRY TssEntry OPTIONAL)
|
|
|
|
{
|
|
|
|
PUCHAR p;
|
|
|
|
|
|
|
|
/* Make sure the GDT Entry is valid */
|
|
|
|
if (TssEntry)
|
|
|
|
{
|
|
|
|
/* Set the Limit */
|
|
|
|
TssEntry->LimitLow = sizeof(KTSS) - 1;
|
|
|
|
TssEntry->HighWord.Bits.LimitHi &= 0xF0;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Now clear the I/O Map */
|
|
|
|
RtlFillMemory(Tss->IoMaps[0].IoMap, 8096, -1);
|
|
|
|
|
|
|
|
/* Initialize Interrupt Direction Maps */
|
|
|
|
p = (PUCHAR)(Tss->IoMaps[0].DirectionMap);
|
|
|
|
RtlZeroMemory(p, 32);
|
|
|
|
|
|
|
|
/* Add DPMI support for interrupts */
|
|
|
|
p[0] = 4;
|
|
|
|
p[3] = 0x18;
|
|
|
|
p[4] = 0x18;
|
|
|
|
|
|
|
|
/* Initialize the default Interrupt Direction Map */
|
|
|
|
p = Tss->IntDirectionMap;
|
|
|
|
RtlZeroMemory(Tss->IntDirectionMap, 32);
|
|
|
|
|
|
|
|
/* Add DPMI support */
|
|
|
|
p[0] = 4;
|
|
|
|
p[3] = 0x18;
|
|
|
|
p[4] = 0x18;
|
|
|
|
}
|
|
|
|
|
|
|
|
VOID
|
|
|
|
NTAPI
|
|
|
|
KiInitializeTSS(IN PKTSS Tss)
|
|
|
|
{
|
|
|
|
/* Set an invalid map base */
|
|
|
|
Tss->IoMapBase = KiComputeIopmOffset(IO_ACCESS_MAP_NONE);
|
|
|
|
|
|
|
|
/* Disable traps during Task Switches */
|
|
|
|
Tss->Flags = 0;
|
|
|
|
|
|
|
|
/* Set LDT and Ring 0 SS */
|
|
|
|
Tss->LDT = 0;
|
|
|
|
Tss->Ss0 = KGDT_R0_DATA;
|
|
|
|
}
|
|
|
|
|
|
|
|
VOID
|
2006-09-30 05:42:22 +00:00
|
|
|
FASTCALL
|
|
|
|
Ki386InitializeTss(IN PKTSS Tss,
|
2006-10-01 07:31:33 +00:00
|
|
|
IN PKIDTENTRY Idt,
|
|
|
|
IN PKGDTENTRY Gdt)
|
2006-09-03 06:51:03 +00:00
|
|
|
{
|
2006-10-01 07:24:24 +00:00
|
|
|
PKGDTENTRY TssEntry, TaskGateEntry;
|
2006-09-03 06:51:03 +00:00
|
|
|
|
|
|
|
/* Initialize the boot TSS. */
|
2006-10-01 07:31:33 +00:00
|
|
|
TssEntry = &Gdt[KGDT_TSS / sizeof(KGDTENTRY)];
|
2006-10-01 07:24:24 +00:00
|
|
|
TssEntry->HighWord.Bits.Type = I386_TSS;
|
|
|
|
TssEntry->HighWord.Bits.Pres = 1;
|
|
|
|
TssEntry->HighWord.Bits.Dpl = 0;
|
2006-09-03 06:51:03 +00:00
|
|
|
KiInitializeTSS2(Tss, TssEntry);
|
|
|
|
KiInitializeTSS(Tss);
|
|
|
|
|
|
|
|
/* Load the task register */
|
2006-09-03 17:18:08 +00:00
|
|
|
Ke386SetTr(KGDT_TSS);
|
2006-09-03 06:51:03 +00:00
|
|
|
|
|
|
|
/* Setup the Task Gate for Double Fault Traps */
|
2006-10-01 07:24:24 +00:00
|
|
|
TaskGateEntry = (PKGDTENTRY)&Idt[8];
|
|
|
|
TaskGateEntry->HighWord.Bits.Type = I386_TASK_GATE;
|
|
|
|
TaskGateEntry->HighWord.Bits.Pres = 1;
|
|
|
|
TaskGateEntry->HighWord.Bits.Dpl = 0;
|
|
|
|
((PKIDTENTRY)TaskGateEntry)->Selector = KGDT_DF_TSS;
|
2006-09-03 06:51:03 +00:00
|
|
|
|
|
|
|
/* Initialize the TSS used for handling double faults. */
|
|
|
|
Tss = (PKTSS)KiDoubleFaultTSS;
|
|
|
|
KiInitializeTSS(Tss);
|
2006-10-25 17:15:11 +00:00
|
|
|
Tss->CR3 = __readcr3();
|
2006-09-03 19:57:55 +00:00
|
|
|
Tss->Esp0 = PtrToUlong(KiDoubleFaultStack);
|
2006-09-03 06:51:03 +00:00
|
|
|
Tss->Eip = PtrToUlong(KiTrap8);
|
|
|
|
Tss->Cs = KGDT_R0_CODE;
|
|
|
|
Tss->Fs = KGDT_R0_PCR;
|
|
|
|
Tss->Ss = Ke386GetSs();
|
|
|
|
Tss->Es = KGDT_R3_DATA | RPL_MASK;
|
|
|
|
Tss->Ds = KGDT_R3_DATA | RPL_MASK;
|
|
|
|
|
|
|
|
/* Setup the Double Trap TSS entry in the GDT */
|
2006-10-01 07:31:33 +00:00
|
|
|
TssEntry = &Gdt[KGDT_DF_TSS / sizeof(KGDTENTRY)];
|
2006-09-03 06:51:03 +00:00
|
|
|
TssEntry->HighWord.Bits.Type = I386_TSS;
|
|
|
|
TssEntry->HighWord.Bits.Pres = 1;
|
|
|
|
TssEntry->HighWord.Bits.Dpl = 0;
|
|
|
|
TssEntry->BaseLow = (USHORT)((ULONG_PTR)Tss & 0xFFFF);
|
|
|
|
TssEntry->HighWord.Bytes.BaseMid = (UCHAR)((ULONG_PTR)Tss >> 16);
|
|
|
|
TssEntry->HighWord.Bytes.BaseHi = (UCHAR)((ULONG_PTR)Tss >> 24);
|
|
|
|
TssEntry->LimitLow = KTSS_IO_MAPS;
|
2006-09-03 17:18:08 +00:00
|
|
|
|
|
|
|
/* Now setup the NMI Task Gate */
|
2006-10-01 07:24:24 +00:00
|
|
|
TaskGateEntry = (PKGDTENTRY)&Idt[2];
|
|
|
|
TaskGateEntry->HighWord.Bits.Type = I386_TASK_GATE;
|
|
|
|
TaskGateEntry->HighWord.Bits.Pres = 1;
|
|
|
|
TaskGateEntry->HighWord.Bits.Dpl = 0;
|
|
|
|
((PKIDTENTRY)TaskGateEntry)->Selector = KGDT_NMI_TSS;
|
2006-09-03 17:18:08 +00:00
|
|
|
|
|
|
|
/* Initialize the actual TSS */
|
|
|
|
Tss = (PKTSS)KiNMITSS;
|
|
|
|
KiInitializeTSS(Tss);
|
2006-10-25 17:15:11 +00:00
|
|
|
Tss->CR3 = __readcr3();
|
2006-09-03 19:57:55 +00:00
|
|
|
Tss->Esp0 = PtrToUlong(KiDoubleFaultStack);
|
2006-09-03 17:18:08 +00:00
|
|
|
Tss->Eip = PtrToUlong(KiTrap2);
|
|
|
|
Tss->Cs = KGDT_R0_CODE;
|
|
|
|
Tss->Fs = KGDT_R0_PCR;
|
|
|
|
Tss->Ss = Ke386GetSs();
|
|
|
|
Tss->Es = KGDT_R3_DATA | RPL_MASK;
|
|
|
|
Tss->Ds = KGDT_R3_DATA | RPL_MASK;
|
|
|
|
|
|
|
|
/* And its associated TSS Entry */
|
2006-10-01 07:31:33 +00:00
|
|
|
TssEntry = &Gdt[KGDT_NMI_TSS / sizeof(KGDTENTRY)];
|
2006-09-03 17:18:08 +00:00
|
|
|
TssEntry->HighWord.Bits.Type = I386_TSS;
|
|
|
|
TssEntry->HighWord.Bits.Pres = 1;
|
|
|
|
TssEntry->HighWord.Bits.Dpl = 0;
|
|
|
|
TssEntry->BaseLow = (USHORT)((ULONG_PTR)Tss & 0xFFFF);
|
|
|
|
TssEntry->HighWord.Bytes.BaseMid = (UCHAR)((ULONG_PTR)Tss >> 16);
|
|
|
|
TssEntry->HighWord.Bytes.BaseHi = (UCHAR)((ULONG_PTR)Tss >> 24);
|
|
|
|
TssEntry->LimitLow = KTSS_IO_MAPS;
|
2006-09-03 06:51:03 +00:00
|
|
|
}
|
|
|
|
|
2006-09-01 03:05:30 +00:00
|
|
|
VOID
|
|
|
|
NTAPI
|
|
|
|
KeFlushCurrentTb(VOID)
|
|
|
|
{
|
|
|
|
/* Flush the TLB by resetting CR3 */
|
2006-10-25 17:15:11 +00:00
|
|
|
__writecr3((ULONGLONG)__readcr3);
|
2006-09-01 03:05:30 +00:00
|
|
|
}
|
|
|
|
|
2006-09-13 02:08:22 +00:00
|
|
|
VOID
|
|
|
|
NTAPI
|
|
|
|
KiSaveProcessorControlState(IN PKPROCESSOR_STATE ProcessorState)
|
|
|
|
{
|
|
|
|
/* Save the CR registers */
|
2006-10-25 17:15:11 +00:00
|
|
|
ProcessorState->SpecialRegisters.Cr0 = __readcr0();
|
|
|
|
ProcessorState->SpecialRegisters.Cr2 = __readcr2();
|
|
|
|
ProcessorState->SpecialRegisters.Cr3 = __readcr3();
|
|
|
|
ProcessorState->SpecialRegisters.Cr4 = __readcr4();
|
2006-09-13 02:08:22 +00:00
|
|
|
|
|
|
|
/* Save the DR registers */
|
2006-10-25 17:15:11 +00:00
|
|
|
ProcessorState->SpecialRegisters.KernelDr0 = Ke386GetDr0();
|
|
|
|
ProcessorState->SpecialRegisters.KernelDr1 = Ke386GetDr1();
|
|
|
|
ProcessorState->SpecialRegisters.KernelDr2 = Ke386GetDr2();
|
|
|
|
ProcessorState->SpecialRegisters.KernelDr3 = Ke386GetDr3();
|
|
|
|
ProcessorState->SpecialRegisters.KernelDr6 = Ke386GetDr6();
|
|
|
|
ProcessorState->SpecialRegisters.KernelDr7 = Ke386GetDr7();
|
|
|
|
Ke386SetDr7(0);
|
2006-09-13 02:08:22 +00:00
|
|
|
|
|
|
|
/* Save GDT, IDT, LDT and TSS */
|
|
|
|
Ke386GetGlobalDescriptorTable(ProcessorState->SpecialRegisters.Gdtr);
|
|
|
|
Ke386GetInterruptDescriptorTable(ProcessorState->SpecialRegisters.Idtr);
|
|
|
|
Ke386GetTr(ProcessorState->SpecialRegisters.Tr);
|
|
|
|
Ke386GetLocalDescriptorTable(ProcessorState->SpecialRegisters.Ldtr);
|
|
|
|
}
|
|
|
|
|
2006-09-30 05:42:22 +00:00
|
|
|
VOID
|
|
|
|
NTAPI
|
|
|
|
KiInitializeMachineType(VOID)
|
|
|
|
{
|
|
|
|
/* Set the Machine Type we got from NTLDR */
|
|
|
|
KeI386MachineType = KeLoaderBlock->u.I386.MachineType & 0x000FF;
|
|
|
|
}
|
|
|
|
|
2006-10-04 03:37:11 +00:00
|
|
|
ULONG_PTR
|
|
|
|
NTAPI
|
|
|
|
KiLoadFastSyscallMachineSpecificRegisters(IN ULONG_PTR Context)
|
|
|
|
{
|
|
|
|
/* Set CS and ESP */
|
|
|
|
Ke386Wrmsr(0x174, KGDT_R0_CODE, 0);
|
2006-10-04 05:29:30 +00:00
|
|
|
Ke386Wrmsr(0x175, KeGetCurrentPrcb()->DpcStack, 0);
|
2006-10-04 03:37:11 +00:00
|
|
|
|
|
|
|
/* Set LSTAR */
|
|
|
|
Ke386Wrmsr(0x176, KiFastCallEntry, 0);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
VOID
|
|
|
|
NTAPI
|
|
|
|
KiRestoreFastSyscallReturnState(VOID)
|
|
|
|
{
|
|
|
|
/* FIXME: NT has support for SYSCALL, IA64-SYSENTER, etc. */
|
|
|
|
|
|
|
|
/* Check if the CPU Supports fast system call */
|
|
|
|
if (KeFeatureBits & KF_FAST_SYSCALL)
|
|
|
|
{
|
|
|
|
/* Do an IPI to enable it */
|
|
|
|
KeIpiGenericCall(KiLoadFastSyscallMachineSpecificRegisters, 0);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
ULONG_PTR
|
|
|
|
NTAPI
|
|
|
|
Ki386EnableDE(IN ULONG_PTR Context)
|
|
|
|
{
|
|
|
|
/* Enable DE */
|
2006-10-25 17:15:11 +00:00
|
|
|
__writecr4(__readcr4() | CR4_DE);
|
2006-10-04 03:37:11 +00:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
ULONG_PTR
|
|
|
|
NTAPI
|
|
|
|
Ki386EnableFxsr(IN ULONG_PTR Context)
|
|
|
|
{
|
|
|
|
/* Enable FXSR */
|
2006-10-25 17:15:11 +00:00
|
|
|
__writecr4(__readcr4() | CR4_FXSR);
|
2006-10-04 03:37:11 +00:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
ULONG_PTR
|
|
|
|
NTAPI
|
|
|
|
Ki386EnableXMMIExceptions(IN ULONG_PTR Context)
|
|
|
|
{
|
|
|
|
/* FIXME: Support this */
|
|
|
|
DPRINT1("Your machine supports XMMI exceptions but ReactOS doesn't\n");
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2006-10-04 05:29:30 +00:00
|
|
|
VOID
|
|
|
|
NTAPI
|
|
|
|
KiI386PentiumLockErrataFixup(VOID)
|
|
|
|
{
|
|
|
|
/* FIXME: Support this */
|
|
|
|
DPRINT1("WARNING: Your machine has a CPU bug that ReactOS can't bypass!\n");
|
|
|
|
}
|
|
|
|
|
2006-09-13 02:08:22 +00:00
|
|
|
/* PUBLIC FUNCTIONS **********************************************************/
|
|
|
|
|
|
|
|
/*
|
|
|
|
* @implemented
|
|
|
|
*/
|
|
|
|
NTSTATUS
|
|
|
|
NTAPI
|
|
|
|
KeSaveFloatingPointState(OUT PKFLOATING_SAVE Save)
|
|
|
|
{
|
|
|
|
PFNSAVE_FORMAT FpState;
|
|
|
|
ASSERT_IRQL(DISPATCH_LEVEL);
|
|
|
|
DPRINT1("%s is not really implemented\n", __FUNCTION__);
|
|
|
|
|
|
|
|
/* check if we are doing software emulation */
|
|
|
|
if (!KeI386NpxPresent) return STATUS_ILLEGAL_FLOAT_CONTEXT;
|
|
|
|
|
|
|
|
FpState = ExAllocatePool(NonPagedPool, sizeof (FNSAVE_FORMAT));
|
|
|
|
if (!FpState) return STATUS_INSUFFICIENT_RESOURCES;
|
|
|
|
|
|
|
|
*((PVOID *) Save) = FpState;
|
|
|
|
#ifdef __GNUC__
|
|
|
|
asm volatile("fnsave %0\n\t" : "=m" (*FpState));
|
|
|
|
#else
|
|
|
|
__asm
|
|
|
|
{
|
|
|
|
fnsave [FpState]
|
|
|
|
};
|
|
|
|
#endif
|
|
|
|
|
|
|
|
KeGetCurrentThread()->DispatcherHeader.NpxIrql = KeGetCurrentIrql();
|
|
|
|
return STATUS_SUCCESS;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* @implemented
|
|
|
|
*/
|
|
|
|
NTSTATUS
|
|
|
|
NTAPI
|
|
|
|
KeRestoreFloatingPointState(IN PKFLOATING_SAVE Save)
|
|
|
|
{
|
|
|
|
PFNSAVE_FORMAT FpState = *((PVOID *) Save);
|
|
|
|
ASSERT(KeGetCurrentThread()->DispatcherHeader.NpxIrql == KeGetCurrentIrql());
|
|
|
|
DPRINT1("%s is not really implemented\n", __FUNCTION__);
|
|
|
|
|
|
|
|
#ifdef __GNUC__
|
|
|
|
asm volatile("fnclex\n\t");
|
|
|
|
asm volatile("frstor %0\n\t" : "=m" (*FpState));
|
|
|
|
#else
|
|
|
|
__asm
|
|
|
|
{
|
|
|
|
fnclex
|
|
|
|
frstor [FpState]
|
|
|
|
};
|
|
|
|
#endif
|
|
|
|
|
|
|
|
ExFreePool(FpState);
|
|
|
|
return STATUS_SUCCESS;
|
|
|
|
}
|
|
|
|
|
2006-09-03 21:06:30 +00:00
|
|
|
/*
|
|
|
|
* @implemented
|
|
|
|
*/
|
|
|
|
ULONG
|
2006-09-13 02:08:22 +00:00
|
|
|
NTAPI
|
2006-09-03 21:06:30 +00:00
|
|
|
KeGetRecommendedSharedDataAlignment(VOID)
|
|
|
|
{
|
2006-09-13 02:08:22 +00:00
|
|
|
/* Return the global variable */
|
2006-09-03 21:06:30 +00:00
|
|
|
return KeLargestCacheLine;
|
|
|
|
}
|
2006-09-13 02:08:22 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* @implemented
|
|
|
|
*/
|
|
|
|
VOID
|
|
|
|
NTAPI
|
|
|
|
KeFlushEntireTb(IN BOOLEAN Invalid,
|
|
|
|
IN BOOLEAN AllProcessors)
|
|
|
|
{
|
|
|
|
KIRQL OldIrql;
|
|
|
|
|
|
|
|
/* Raise the IRQL for the TB Flush */
|
|
|
|
OldIrql = KeRaiseIrqlToSynchLevel();
|
|
|
|
|
|
|
|
#ifdef CONFIG_SMP
|
|
|
|
/* FIXME: Support IPI Flush */
|
|
|
|
#error Not yet implemented!
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/* Flush the TB for the Current CPU */
|
|
|
|
KeFlushCurrentTb();
|
|
|
|
|
|
|
|
/* Return to Original IRQL */
|
|
|
|
KeLowerIrql(OldIrql);
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* @implemented
|
|
|
|
*/
|
|
|
|
VOID
|
|
|
|
NTAPI
|
|
|
|
KeSetDmaIoCoherency(IN ULONG Coherency)
|
|
|
|
{
|
|
|
|
/* Save the coherency globally */
|
|
|
|
KiDmaIoCoherency = Coherency;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* @implemented
|
|
|
|
*/
|
|
|
|
KAFFINITY
|
|
|
|
NTAPI
|
|
|
|
KeQueryActiveProcessors(VOID)
|
|
|
|
{
|
|
|
|
PAGED_CODE();
|
|
|
|
|
|
|
|
/* Simply return the number of active processors */
|
|
|
|
return KeActiveProcessors;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* @implemented
|
|
|
|
*/
|
|
|
|
VOID
|
|
|
|
__cdecl
|
|
|
|
KeSaveStateForHibernate(IN PKPROCESSOR_STATE State)
|
|
|
|
{
|
|
|
|
/* Capture the context */
|
|
|
|
RtlCaptureContext(&State->ContextFrame);
|
|
|
|
|
|
|
|
/* Capture the control state */
|
|
|
|
KiSaveProcessorControlState(State);
|
|
|
|
}
|